• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Regarding Smoothness in transient analysis

    Category: Custom IC Design

    By RFStuff

    $usertype

    •

    updated over 12 years ago by Andrew Beckett

    6 replies • 16230 views
  • Discussion

    Layout pin problem: net name distributes via transistor

    Category: Custom IC Design

    By jeffreyprin

    $usertype

    •

    started over 12 years ago

    0 replies • 14380 views
  • Discussion

    Is there a way in Verilog-A to know if transient noise analysis is run?

    Category: Custom IC Design

    By SharksFan

    $usertype

    •

    updated over 12 years ago by Andrew Beckett

    3 replies • 15191 views
  • Discussion

    switching between spectre and mmsim

    Category: Custom IC Design

    By NcfC

    $usertype

    •

    updated over 12 years ago by NcfC

    4 replies • 15623 views
  • Discussion

    axlExportOutputView creates an empty file

    Category: Custom IC Design

    By adeuser777

    $usertype

    •

    updated over 12 years ago by Andrew Beckett

    1 replies • 13663 views
  • Discussion

    converting verilog to SPICE netlist

    Category: Custom IC Design

    By govind2306

    $usertype

    •

    updated over 12 years ago by Andrew Beckett

    1 replies • 20582 views
  • Discussion

    Error in MMSIM when executing on 64bit machine

    Category: Custom IC Design

    By Arslan

    $usertype

    •

    updated over 12 years ago by Andrew Beckett

    1 replies • 14036 views
  • Discussion

    Spectre adexl results to sdb/pcf file?

    Category: Custom IC Design

    By DeepG

    $usertype

    •

    started over 12 years ago

    0 replies • 798 views
  • Discussion

    Abstract Generation Crashes during Step pins in a given cell

    Category: Custom IC Design

    By jorenrefuerzo

    $usertype

    •

    updated over 12 years ago by ColinSutlieff

    1 replies • 13439 views
  • Discussion

    Solving a differential equation using VerilogA Model

    Category: Custom IC Design

    By RFStuff

    $usertype

    •

    started over 12 years ago

    0 replies • 14430 views
  • Discussion

    GaN Gate Drivers

    Category: Custom IC Design

    By Hamzeh

    $usertype

    •

    updated over 12 years ago by Hamzeh

    2 replies • 14578 views
  • Discussion

    Offset voltage measurement

    Category: Custom IC Design

    By kapiljainwal

    $usertype

    •

    updated over 12 years ago by Quek

    1 replies • 16966 views
  • Discussion

    encounter streamout by preserving the partition

    Category: Custom IC Design

    By Shiny

    $usertype

    •

    updated over 12 years ago by Quek

    1 replies • 13249 views
  • Discussion

    Layer not showing in layer palette

    Category: Custom IC Design

    By MarkTown

    $usertype

    •

    updated over 12 years ago by Quek

    1 replies • 15964 views
  • Discussion

    ISFET layout design

    Category: Custom IC Design

    By ronaldomponte

    $usertype

    •

    updated over 12 years ago by Quek

    1 replies • 13556 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information