Custom IC Design

Latest Posts

Discussion

via array justification?

Category: Custom IC Design

By kenc184

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 9266 views
Discussion

probing internal bus

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by FormerMember

3 replies • 11625 views
Discussion

Incomplete DRC Results

Category: Custom IC Design

By Kevin Buck

$usertype
•
started over 3 years ago

0 replies • 8436 views
Discussion

Clipping layer in Layout

Category: Custom IC Design

By MichR

$usertype
•
updated over 3 years ago by MichR

2 replies • 9392 views
Discussion

Variables in the SPEC section of Cadence Explorer

Category: Custom IC Design

By mhkvy4

$usertype
•
updated over 3 years ago by mhkvy4

4 replies • 11759 views
Discussion

ADE Explorer - Extracted DSPF Netlist - Probing Transient Current

Category: Custom IC Design

By life

$usertype
•
updated over 3 years ago by FormerMember

1 replies • 3491 views
Discussion

Post layout transient simulation

Category: Custom IC Design

By delgsy

$usertype
•
updated over 3 years ago by FormerMember

2 replies • 9477 views
Discussion

Spectre/Verilog-A: how to avoid small time step issues due to @cross() event?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 3 years ago by jorgeluislagos

5 replies • 8926 views
Discussion

How to change pin size in an existing symbol?

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by StephanWeber

6 replies • 12498 views
Discussion

re-run a single Monte-Carlo run

Category: Custom IC Design

By Svilen64

$usertype
•
updated over 3 years ago by Andrew Beckett

8 replies • 12868 views
Discussion

Layer control by custom property

Category: Custom IC Design

By Ali ElBoghdady

$usertype
•
updated over 3 years ago by Andrew Beckett

2 replies • 8388 views
Discussion

Waveform file is empty

Category: Custom IC Design

By Soly

$usertype
•
updated over 3 years ago by FormerMember

7 replies • 10738 views
Discussion

How do I to speicfy a list of external parameters and pass it to ADE L for simulations?

Category: Custom IC Design

By john611

$usertype
•
updated over 3 years ago by Andrew Beckett

4 replies • 9656 views
Discussion

cause first spectre ERROR to terminate?

Category: Custom IC Design

By drdanmc

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 8842 views
Discussion

Run plan and Monte-Carlo for a calibrated circuit

Category: Custom IC Design

By StephanWeber

$usertype
•
updated over 3 years ago by StephanWeber

3 replies • 9767 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.