• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
CDNS - double leaderboard script

Custom IC Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Installation procedure of cadence virtuoso + MMSIM + assura on centos

    Category: Custom IC Design

    By abdoboua

    $usertype

    •

    updated over 6 years ago by Andrew Beckett

    1 replies • 17675 views
  • Discussion

    PSpice to Spectre "translator"

    Category: Custom IC Design

    By FFerreira

    $usertype

    •

    updated over 6 years ago by FFerreira

    2 replies • 1623 views
  • Discussion

    Send dc match results to the outputs

    Category: Custom IC Design

    By unSkilled

    $usertype

    •

    updated over 6 years ago by unSkilled

    4 replies • 17180 views
  • Discussion

    PVS rule file syntax check

    Category: Custom IC Design

    By Suryansh Singh

    $usertype

    •

    updated over 6 years ago by Andrew Beckett

    2 replies • 14566 views
  • Discussion

    Where do I modify sheet resistance values for layout when running Assura LVS ?

    Category: Custom IC Design

    By spaceradlab

    $usertype

    •

    updated over 6 years ago by Andrew Beckett

    3 replies • 15056 views
  • Discussion

    Standard cell Import issue (spice to schematic) using Spice In import

    Category: Custom IC Design

    By isazulkc

    $usertype

    •

    updated over 6 years ago by isazulkc

    2 replies • 15692 views
  • Discussion

    Setup text editor for Library Manager

    Category: Custom IC Design

    By pyohayo

    $usertype

    •

    updated over 6 years ago by pyohayo

    4 replies • 16038 views
  • Discussion

    Incorrect netlist of a circuit containing multibit instances from the analogLib (IC6.1.8)

    Category: Custom IC Design

    By Siliconsmith

    $usertype

    •

    updated over 6 years ago by Andrew Beckett

    3 replies • 14791 views
  • Discussion

    The checks/Asserts in the ADE XL

    Category: Custom IC Design

    By nnlt

    $usertype

    •

    updated over 6 years ago by Andrew Beckett

    1 replies • 2493 views
  • Discussion

    Error while trying to simulate simple VHDL testbench using ams simulator

    Category: Custom IC Design

    By pyohayo

    $usertype

    •

    started over 6 years ago

    0 replies • 13167 views
  • Discussion

    Configure VHDL design for simulation using VHDL Tool Box

    Category: Custom IC Design

    By pyohayo

    $usertype

    •

    updated over 6 years ago by pyohayo

    1 replies • 13644 views
  • Discussion

    ADE error when I try to load *.VCD file

    Category: Custom IC Design

    By Nhumai

    $usertype

    •

    updated over 6 years ago by Andrew Beckett

    1 replies • 16102 views
  • Discussion

    spectre cdl

    Category: Custom IC Design

    By nnlt

    $usertype

    •

    updated over 6 years ago by nnlt

    2 replies • 15605 views
  • Discussion

    Options for spectreFormatter class when running batch si netlister

    Category: Custom IC Design

    By LionelPerez

    $usertype

    •

    started over 6 years ago

    0 replies • 13142 views
  • Discussion

    Saving simulation data for later use by running AMS

    Category: Custom IC Design

    By RichardCh

    $usertype

    •

    updated over 6 years ago by Andrew Beckett

    7 replies • 16961 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information