Custom IC Design

Latest Posts

Discussion

Create Geometric wire

Category: Custom IC Design

By dakuang01

$usertype
•
updated over 9 years ago by ColinSutlieff

1 replies • 14895 views
Discussion

Simulation Log does not update (ADE L)

Category: Custom IC Design

By nbyrne

$usertype
•
updated over 9 years ago by nbyrne

2 replies • 13485 views
Discussion

Could anyone help me identify the component in the image?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by BaaB

4 replies • 13946 views
Discussion

interleaving buses

Category: Custom IC Design

By AlbertoGS

$usertype
•
updated over 9 years ago by AlbertoGS

2 replies • 13878 views
Discussion

Noise Options not working in PNoise Analysis

Category: Custom IC Design

By phill1127

$usertype
•
updated over 9 years ago by phill1127

2 replies • 14122 views
Discussion

Extracting the values of capacitance from SoC Encounter or any other Cadence Tools

Category: Custom IC Design

By Hemal93

$usertype
•
started over 9 years ago

0 replies • 12886 views
Discussion

How to view the order of layer from bottom up or top-down of a component in layout?

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by BaaB

2 replies • 14422 views
Discussion

Definition of all layers in LSW - Layout Suite XL Editing

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by BaaB

5 replies • 7503 views
Discussion

av_extracted out-of-date checker mechanism

Category: Custom IC Design

By Emulator

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 12972 views
Discussion

Nesting commands in Virtuoso Layout Suite L User Guide

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by BaaB

2 replies • 14359 views
Discussion

Import Spice generated by Tempus

Category: Custom IC Design

By zaratustra

$usertype
•
updated over 9 years ago by zaratustra

4 replies • 15021 views
Discussion

Display Reference Point in Layout Editor Options

Category: Custom IC Design

By BaaB

$usertype
•
updated over 9 years ago by Andrew Beckett

1 replies • 15042 views
Discussion

Extract db ID of Metal layer connected to PIN?

Category: Custom IC Design

By Chiranshu

$usertype
•
updated over 9 years ago by Chiranshu

4 replies • 13875 views
Discussion

frequency spectrum of clk jitter in pnoise simulation

Category: Custom IC Design

By scc28

$usertype
•
started over 9 years ago

0 replies • 13225 views
Discussion

How to plot something vs Vov

Category: Custom IC Design

By Pyroblast

$usertype
•
updated over 9 years ago by Pyroblast

4 replies • 17641 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.