Custom IC Design

Latest Posts

Discussion

About .cdsinit file

Category: Custom IC Design

By bobbygang

$usertype
•
updated over 10 years ago by Andrew Beckett

8 replies • 29487 views
Discussion

Auto Checkout Preferences

Category: Custom IC Design

By ForcedToWork

$usertype
•
updated over 10 years ago by Andrew Beckett

4 replies • 16860 views
Discussion

Running Spectre in Command Line, Warning and Error

Category: Custom IC Design

By Milad M

$usertype
•
updated over 10 years ago by Milad M

2 replies • 15575 views
Discussion

spf in cadence

Category: Custom IC Design

By huadel

$usertype
•
updated over 10 years ago by Andrew Beckett

10 replies • 26133 views
Discussion

Usage of (* cds_inherited_parameter *)

Category: Custom IC Design

By chenchen

$usertype
•
updated over 10 years ago by Andrew Beckett

3 replies • 14032 views
Discussion

Model Report

Category: Custom IC Design

By analogy

$usertype
•
updated over 10 years ago by sgreenwo

2 replies • 13796 views
Discussion

Infopoints

Category: Custom IC Design

By analogy

$usertype
•
updated over 10 years ago by Andrew Beckett

5 replies • 14094 views
Discussion

ADE XL Dynamic Spec

Category: Custom IC Design

By Tobben24

$usertype
•
updated over 10 years ago by StefanHi

11 replies • 18557 views
Discussion

How to get the total area/length of a path with marknet ?

Category: Custom IC Design

By gnamde

$usertype
•
updated over 10 years ago by Andrew Beckett

4 replies • 2502 views
Discussion

where can I view OS support for cadence tools?

Category: Custom IC Design

By kainice

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14782 views
Discussion

ADE XL simulation writing directory

Category: Custom IC Design

By jyang

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 14663 views
Discussion

**error** the memory request exceeds the current available space in hspice

Category: Custom IC Design

By sreeni

$usertype
•
updated over 10 years ago by Andrew Beckett

1 replies • 15027 views
Discussion

VerilogA Problem in MMSIM-7.1

Category: Custom IC Design

By gokce

$usertype
•
updated over 10 years ago by Andrew Beckett

36 replies • 29678 views
Discussion

Area calculation from layout in cadence 6.1.4

Category: Custom IC Design

By kpkp

$usertype
•
updated over 10 years ago by seaurchin

14 replies • 27947 views
Discussion

Reliability data disabled from ADE XL results

Category: Custom IC Design

By Amel

$usertype
•
updated over 10 years ago by Andrew Beckett

5 replies • 14907 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.