Custom IC Design

Latest Posts

Discussion

monte carlo trimmed simulation in adexl (cadence 6)

Category: Custom IC Design

By Trevor1981

$usertype
•
updated over 13 years ago by Trevor1981

2 replies • 16996 views
Discussion

Question on Cadence Capacitor Output Templates

Category: Custom IC Design

By heartsoar

$usertype
•
updated over 13 years ago by Andrew Beckett

6 replies • 17329 views
Discussion

how to vary frequency in virtuoso

Category: Custom IC Design

By PSASWALE

$usertype
•
updated over 13 years ago by PSASWALE

2 replies • 15137 views
Discussion

Temperature coefficient of capacitance by metal to substrate in QRC extraction

Category: Custom IC Design

By bjbit

$usertype
•
updated over 13 years ago by Quek

1 replies • 14644 views
Discussion

Power calculation

Category: Custom IC Design

By RAJ JOHRI

$usertype
•
updated over 13 years ago by Quek

1 replies • 14495 views
Discussion

cap ground signal 'gndRefNode' cannot be found while running Assura QRC

Category: Custom IC Design

By shushan

$usertype
•
updated over 13 years ago by tingsu

6 replies • 9817 views
Discussion

No width segment in QuickView layout window

Category: Custom IC Design

By Teru

$usertype
•
updated over 13 years ago by Andrew Beckett

3 replies • 14273 views
Discussion

ASSURA 3.1.6 error message

Category: Custom IC Design

By yoyega

$usertype
•
updated over 13 years ago by rrlamichhane

7 replies • 17252 views
Discussion

Translating IC6 libaries to IC5

Category: Custom IC Design

By gparasiliti

$usertype
•
updated over 13 years ago by Andrew Beckett

8 replies • 17625 views
Discussion

Abstract generator pin step issue: no pins created

Category: Custom IC Design

By bjbit

$usertype
•
updated over 13 years ago by bjbit

4 replies • 15928 views
Discussion

probing nets in Virtuoso Schematic isn't recognized in Simvision

Category: Custom IC Design

By Pavel47

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 2077 views
Discussion

segment error for symbol

Category: Custom IC Design

By uzzy

$usertype
•
updated over 13 years ago by Andrew Beckett

1 replies • 14383 views
Discussion

Stream in warning

Category: Custom IC Design

By ARYAMVALLI

$usertype
•
updated over 13 years ago by ARYAMVALLI

2 replies • 14091 views
Discussion

setenv LBS_CLUSTER_MANAGER

Category: Custom IC Design

By JustinTaylor86

$usertype
•
updated over 13 years ago by amwygah

13 replies • 18662 views
Discussion

subc as a symbol vs. extracted view for post layout simulation

Category: Custom IC Design

By bnugent

$usertype
•
updated over 13 years ago by tkhan

1 replies • 14160 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.