Custom IC Design

Latest Posts

Discussion

Custom coil design

Category: Custom IC Design

By apaj

$usertype
•
updated over 11 years ago by Quek

1 replies • 14885 views
Discussion

assura LVS unbound devices are IO cells

Category: Custom IC Design

By zczc99

$usertype
•
updated over 11 years ago by Quek

1 replies • 15208 views
Discussion

cdb2oa error help!

Category: Custom IC Design

By blessingbox

$usertype
•
updated over 11 years ago by Quek

1 replies • 14051 views
Discussion

Scale factor or unit problem in virtuoso schematic editor

Category: Custom IC Design

By simbamford

$usertype
•
updated over 11 years ago by Quek

1 replies • 14876 views
Discussion

Virtuoso XL editing capability is not enabled

Category: Custom IC Design

By ag2888

$usertype
•
updated over 11 years ago by Quek

1 replies • 14711 views
Discussion

Measuring device parameters with Assura

Category: Custom IC Design

By PietroUser

$usertype
•
updated over 11 years ago by Quek

1 replies • 13582 views
Discussion

Calculating the intersection point of 2 waveforms using the calculator

Category: Custom IC Design

By ag2888

$usertype
•
updated over 11 years ago by ag2888

2 replies • 19309 views
Discussion

auCdl view and loading CDF port order through CIW?

Category: Custom IC Design

By yayla

$usertype
•
updated over 11 years ago by yayla

1 replies • 16077 views
Discussion

Stop Time in Transient Analysis

Category: Custom IC Design

By Hadi Hayati

$usertype
•
updated over 11 years ago by Tawna

6 replies • 21900 views
Discussion

Can gzipped netlist be used in spectre?

Category: Custom IC Design

By sram8t

$usertype
•
updated over 11 years ago by Tawna

1 replies • 13788 views
Discussion

Unable to get license feature

Category: Custom IC Design

By moo911940

$usertype
•
updated over 11 years ago by skillUser

1 replies • 14371 views
Discussion

Best way to make a serial stream (SPI) for VPWLF?

Category: Custom IC Design

By bpdegnan

$usertype
•
updated over 11 years ago by Andrew Beckett

2 replies • 14473 views
Discussion

ADEGXL global optimisation runs only 9 jobs in parallel

Category: Custom IC Design

By vamshiky

$usertype
•
updated over 11 years ago by vamshiky

2 replies • 13938 views
Discussion

LDO pz analysis

Category: Custom IC Design

By potsticker

$usertype
•
started over 11 years ago

0 replies • 14182 views
Discussion

Unbound pin error from Assura LVS after P&R

Category: Custom IC Design

By bjbit

$usertype
•
updated over 11 years ago by alperro

4 replies • 5642 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.