Custom IC Design

Latest Posts

Discussion

Follow Up Discussion on Maestro can't save current with "WARNING (ADE-1063): The output with same signal '***' is already defined."

Category: Custom IC Design

By Kelsey Reed

$usertype
•
updated 3 months ago by Kelsey Reed

1 replies • 348 views
Discussion

How do I set default layout view for EM/IR data layout analysis Lib/Cell/View

Category: Custom IC Design

By BillH314

$usertype
•
started 3 months ago

0 replies • 216 views
Discussion

The drain and source is different direction in pex with different fingers of the same mos

Category: Custom IC Design

By dogman4

$usertype
•
updated 3 months ago by Andrew Beckett

1 replies • 977 views
Discussion

The current direction is different after simulation with different fingers of the same mos

Category: Custom IC Design

By dogman4

$usertype
•
updated 3 months ago by dogman4

3 replies • 1271 views
Discussion

Generate steamOut.map for Innovus GDS export in Virtuoso?

Category: Custom IC Design

By Gurjot Singh

$usertype
•
updated 3 months ago by Andrew Beckett

1 replies • 1040 views
Discussion

information about (description of) gsclib045 components?

Category: Custom IC Design

By GS202507021424

$usertype
•
updated 3 months ago by GS202507021424

2 replies • 1147 views
Discussion

VIVA: Change color/disable highlighting around current (sub-)window

Category: Custom IC Design

By dontpanic

$usertype
•
updated 3 months ago by dontpanic

6 replies • 789 views
Discussion

Problems with genvar and nested for loops in verilog-A after updating the Cadence tools

Category: Custom IC Design

By Esmee Tackx

$usertype
•
started 3 months ago

0 replies • 913 views
Discussion

Latency to Connect License server

Category: Custom IC Design

By Tarique mohd

$usertype
•
updated 3 months ago by Saloni Chhabra

3 replies • 1271 views
Discussion

Parasitic Extraction Failure in Quantus - Assura

Category: Custom IC Design

By MK202507103018

$usertype
•
started 3 months ago

0 replies • 208 views
Discussion

Netlisting 'config' view with SPICE source file... CDF parameter m= on symbol is not printed in netlist instance call

Category: Custom IC Design

By JeffBeck

$usertype
•
updated 3 months ago by JeffBeck

2 replies • 588 views
Discussion

pxf or pac sampled Explanation

Category: Custom IC Design

By Patrick Chang

$usertype
•
started 3 months ago

0 replies • 978 views
Discussion

calcVal function works during the simulation, but fails after initiating re-evaluation

Category: Custom IC Design

By A1vis

$usertype
•
updated 3 months ago by A1vis

8 replies • 2280 views
Discussion

PSS/Pnoise analysis for divider circuit, input is pulse waveform from vsource with noise profile

Category: Custom IC Design

By Zaara

$usertype
•
started 3 months ago

0 replies • 352 views
Discussion

Tolerance relaxation when calculating DC operating point - impact on accuracy of SP analysis

Category: Custom IC Design

By Macio

$usertype
•
updated 3 months ago by Macio

2 replies • 579 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.