Custom IC Design

Latest Posts

Discussion

Convolution function of two temporal signals in Cadence Verilog-A

Category: Custom IC Design

By cheedyliew
•
started over 2 years ago

0 replies • 6316 views
Discussion

Design and placement of hard macros

Category: Custom IC Design

By toufiqhanik
•
started over 2 years ago

0 replies • 6622 views
Discussion

Failed to open the GUI of Cadence Abstract Generator

Category: Custom IC Design

By Hongming Lyu
•
updated over 2 years ago by Alex Soyer

2 replies • 6753 views
Discussion

Which instance model parameters does Spectre save?

Category: Custom IC Design

By Brad RFeng
•
updated over 2 years ago by Andrew Beckett

7 replies • 8362 views
Discussion

Running OCEAN XL sweep with a netlist instead of a lib/cel/view

Category: Custom IC Design

By AncisMichele
•
updated over 2 years ago by Andrew Beckett

8 replies • 2925 views
Discussion

Behavioral modelling using verilogA for a TIA

Category: Custom IC Design

By TUKA
•
updated over 2 years ago by TUKA

3 replies • 7374 views
Discussion

Layout output pins changing the behaviour of extracted netlist

Category: Custom IC Design

By Andres S
•
started over 2 years ago

0 replies • 6436 views
Discussion

Adexl - interactive history does not display design variables

Category: Custom IC Design

By firebolt
•
updated over 2 years ago by firebolt

2 replies • 1201 views
Discussion

SOA Warnings

Category: Custom IC Design

By PhilCGD
•
updated over 2 years ago by Andrew Beckett

2 replies • 8846 views
Discussion

CIW save display information - unbale to get rid of this popup when closing ciw

Category: Custom IC Design

By firebolt
•
updated over 2 years ago by firebolt

2 replies • 1462 views
Discussion

Bode Plot stability analysis for nonminimum phase systems

Category: Custom IC Design

By ronaldomponte
•
updated over 2 years ago by ronaldomponte

4 replies • 8404 views
Discussion

Adexl Calculator - finding delay between 2 signals

Category: Custom IC Design

By firebolt
•
updated over 2 years ago by firebolt

3 replies • 5976 views
Discussion

License installation issue

Category: Custom IC Design

By ArbLouis
•
updated over 2 years ago by Andrew Beckett

1 replies • 6980 views
Discussion

VerilogA for staircase voltage generator issue

Category: Custom IC Design

By NewScreenName
•
updated over 2 years ago by Andrew Beckett

4 replies • 8437 views
Discussion

cfmom_rf Capacitor Issue

Category: Custom IC Design

By AdeelAnwar
•
updated over 2 years ago by Andrew Beckett

1 replies • 7534 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.