Custom IC Design

Latest Posts

Discussion

Error coming up when trying to do DRC and Extraction in CADENCE with AMS design kit

Category: Custom IC Design

By vaishakprathap

$usertype
•
updated over 6 years ago by vaishakprathap

2 replies • 13605 views
Discussion

Input Capacitance Characterization in Cadence Liberate

Category: Custom IC Design

By anurans

$usertype
•
updated over 6 years ago by anurans

26 replies • 30976 views
Discussion

RF Jitter, parametric sweep in ADE L

Category: Custom IC Design

By wsamples01

$usertype
•
started over 6 years ago

0 replies • 12890 views
Discussion

load annotation setup

Category: Custom IC Design

By bid75

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13714 views
Discussion

VIVA: possible to change thickness of gridlines?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 13481 views
Discussion

ASSEMBLER: possible to export tests as ADE-L states?

Category: Custom IC Design

By dontpanic

$usertype
•
updated over 6 years ago by Andrew Beckett

5 replies • 17475 views
Discussion

Layout XL - switch drain and source of a transistor with multiple fingers

Category: Custom IC Design

By FormerMember

$usertype
•
started over 6 years ago

0 replies • 2372 views
Discussion

Maestro MTS-Option - how to set different reltol for different subckts?

Category: Custom IC Design

By Sergej Scherer

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 1343 views
Discussion

Stability analysis of a fully differential ring oscillator

Category: Custom IC Design

By MoranFish

$usertype
•
updated over 6 years ago by Frank Wiedmann

3 replies • 16368 views
Discussion

use outcome of one sim (w. post processing) as the input of next sim

Category: Custom IC Design

By Karev11

$usertype
•
updated over 6 years ago by Karev11

2 replies • 13466 views
Discussion

Adding different variable values for different corners from a file into ADE-XL using SKILL

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 6 years ago by Andrew Beckett

12 replies • 21319 views
Discussion

deepprobe not working for extracted cellview in ADE-XL run.

Category: Custom IC Design

By RFStuff

$usertype
•
updated over 6 years ago by Andrew Beckett

7 replies • 21412 views
Discussion

Changing a group of parameters using Dynamic Parameter option available in .tran

Category: Custom IC Design

By Debasish

$usertype
•
updated over 6 years ago by Andrew Beckett

8 replies • 24821 views
Discussion

Parameters Sweep in ADE-XL results in "netl err"

Category: Custom IC Design

By dressler6

$usertype
•
updated over 6 years ago by dressler6

4 replies • 3794 views
Discussion

A trapezoidal ringing, but not two point shape, happened.

Category: Custom IC Design

By mangk

$usertype
•
updated over 6 years ago by Andrew Beckett

1 replies • 16279 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.