Custom IC Design

Latest Posts

Discussion

Writing out .lib & lef from virtuoso

Category: Custom IC Design

By Shameel
•
updated over 11 years ago by Alex Soyer

5 replies • 5474 views
Discussion

schematic editor question: tie two global signals together

Category: Custom IC Design

By apple419
•
updated over 11 years ago by apple419

4 replies • 16813 views
Discussion

Automatic schematic generation using SKILL

Category: Custom IC Design

By shamore
•
updated over 11 years ago by dmay

10 replies • 21856 views
Discussion

Post data process of Monte Carlo SImulation Result

Category: Custom IC Design

By bhl3302
•
started over 11 years ago

0 replies • 12965 views
Discussion

How to create a symbol from cdl netlist

Category: Custom IC Design

By pham777
•
started over 11 years ago

0 replies • 13293 views
Discussion

extracted view simulation in OCEAN

Category: Custom IC Design

By Alex Vasjanov
•
updated over 11 years ago by Alex Vasjanov

3 replies • 13672 views
Discussion

ADEXL retry test

Category: Custom IC Design

By pdub
•
updated over 11 years ago by pdub

2 replies • 13461 views
Discussion

Simulation/work folder

Category: Custom IC Design

By HamidKhatibi
•
updated over 11 years ago by HamidKhatibi

4 replies • 2990 views
Discussion

strmin error (XSTRM-1048)

Category: Custom IC Design

By danmc
•
updated over 11 years ago by danmc

4 replies • 14352 views
Discussion

settings for Verilog Import

Category: Custom IC Design

By navi2582
•
updated over 11 years ago by Andrew Beckett

1 replies • 13958 views
Discussion

query on spectre-MDL

Category: Custom IC Design

By santosh acc
•
updated over 11 years ago by Andrew Beckett

1 replies • 13207 views
Discussion

mmsim72: licensing issue

Category: Custom IC Design

By iamlearning
•
updated over 11 years ago by Andrew Beckett

6 replies • 17198 views
Discussion

Running PSS for an oscillator with a driving signal in some other part of the circuit.

Category: Custom IC Design

By RFStuff
•
updated over 11 years ago by Andrew Beckett

5 replies • 15215 views
Discussion

How to pass parameters to a VerilogA module

Category: Custom IC Design

By RFStuff
•
updated over 11 years ago by RFStuff

2 replies • 15932 views
Discussion

noisefile in a vdc source modeled by Verilog-A

Category: Custom IC Design

By Aldo2
•
updated over 11 years ago by Aldo2

3 replies • 15415 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.