Custom IC Design

Latest Posts

Discussion

ADE L 6.1.4 Parametric/MonteCarlo Sweep

Category: Custom IC Design

By MarkSummers
•
updated over 15 years ago by MarkSummers

2 replies • 2336 views
Discussion

ADE plot outputs Cadence5

Category: Custom IC Design

By StreamCX
•
updated over 15 years ago by Quek

1 replies • 5234 views
Discussion

ASSURA LVS PROBLEM FOR AMI C5 PDK

Category: Custom IC Design

By CHECKMATE
•
updated over 15 years ago by CHECKMATE

6 replies • 15249 views
Discussion

HD2 and HD3 vs Frequency plot

Category: Custom IC Design

By Verdhan
•
started over 15 years ago

0 replies • 13528 views
Discussion

Some DRC errors regarding pwell

Category: Custom IC Design

By tester
•
updated over 15 years ago by Quek

3 replies • 14204 views
Discussion

Problems with expressions in Monte Carlo

Category: Custom IC Design

By Karo
•
updated over 15 years ago by Karo

6 replies • 14506 views
Discussion

Check in Spectre license automatically

Category: Custom IC Design

By archive
•
updated over 15 years ago by archive

2 replies • 15163 views
Discussion

how to run the simulaiton for 1 ns step interval ..?

Category: Custom IC Design

By Sunil Kumar K
•
updated over 15 years ago by Sunil Kumar K

5 replies • 14141 views
Discussion

Text output on Cadence Composer

Category: Custom IC Design

By archive
•
updated over 15 years ago by Andrew Beckett

4 replies • 13398 views
Discussion

creating a matrix of instances in verilog-A

Category: Custom IC Design

By rickrevolta
•
updated over 15 years ago by Andrew Beckett

2 replies • 16282 views
Discussion

Pin names

Category: Custom IC Design

By StreamCX
•
updated over 15 years ago by Andrew Beckett

7 replies • 10214 views
Discussion

LvsIgnore Properties

Category: Custom IC Design

By frogconsultant
•
updated over 15 years ago by frogconsultant

12 replies • 30187 views
Discussion

How to implement this equation in VerilogA

Category: Custom IC Design

By princemahmmod
•
updated over 15 years ago by Andrew Beckett

4 replies • 15553 views
Discussion

Cadence 6 waveform error vpwl vsrc

Category: Custom IC Design

By StreamCX
•
updated over 15 years ago by StreamCX

9 replies • 8964 views
Discussion

Output SPEF-file from QRC contains only top level ports

Category: Custom IC Design

By Slawa
•
updated over 15 years ago by Quek

1 replies • 6077 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.