• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    input port (array type) issue

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 18986 views
  • Discussion

    elaboration internal error (IUS61)

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 17983 views
  • Discussion

    Hierarchial Access of Class Objects

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 15367 views
  • Discussion

    Check if req has ever happened before ack

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    7 replies • 18674 views
  • Discussion

    Help needed in creating URM using SV

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    15 replies • 26451 views
  • Discussion

    Coverage of Enum Type Bins

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 20040 views
  • Discussion

    sequences

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    17 replies • 23499 views
  • Discussion

    array access thorugh a variable (non costant expression)

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 22411 views
  • Discussion

    array initialization-1b (system-verilog)

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 16117 views
  • Discussion

    array initialization [1a] (system-verilog)

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 25768 views
  • Discussion

    Doubt in SV

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 17800 views
  • Discussion

    Differences b/w logic , reg & wire

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    7 replies • 8149 views
  • Discussion

    Does OVM methodology supports Module based SV

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 16230 views
  • Discussion

    for/generate

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    9 replies • 5324 views
  • Discussion

    regarding URM development

    Category: Functional Verification

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 15397 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information