Functional Verification

Latest Posts

Discussion

Toggle coverage on SystemVerilog interfaces

Category: Functional Verification

By maxb

$usertype
•
updated over 16 years ago by nlin

1 replies • 15289 views
Discussion

Integration verification

Category: Functional Verification

By hardware

$usertype
•
updated over 16 years ago by StephenH

1 replies • 13477 views
Discussion

synthesis

Category: Functional Verification

By hardware

$usertype
•
started over 16 years ago

0 replies • 13032 views
Discussion

Wait for a specific delay

Category: Functional Verification

By SpecMAN INFANT

$usertype
•
updated over 16 years ago by StephenH

2 replies • 16352 views
Discussion

referring to an enumerated type value from another e package

Category: Functional Verification

By avidane

$usertype
•
updated over 16 years ago by StephenH

1 replies • 13711 views
Discussion

Specman syntax errors

Category: Functional Verification

By Sarathi

$usertype
•
updated over 16 years ago by StephenH

3 replies • 14697 views
Discussion

Simvision: Colored an hexadecimal signal according to its value

Category: Functional Verification

By Yaira

$usertype
•
updated over 16 years ago by Yaira

2 replies • 16377 views
Discussion

Greping all loaded e modules for a regular expression

Category: Functional Verification

By avidane

$usertype
•
updated over 16 years ago by avidane

2 replies • 14036 views
Discussion

Problem with follow simple code

Category: Functional Verification

By navis

$usertype
•
updated over 16 years ago by navis

8 replies • 15437 views
Discussion

Facing difficulty in fucntional coverage using NCSim

Category: Functional Verification

By kolipaka

$usertype
•
updated over 16 years ago by nlin

1 replies • 13677 views
Discussion

VHDL source code encryption

Category: Functional Verification

By PaulU

$usertype
•
updated over 16 years ago by PaulU

2 replies • 17102 views
Discussion

compile elaborate and simulate on older specman & ncsim version

Category: Functional Verification

By eyal

$usertype
•
updated over 16 years ago by StephenH

1 replies • 1778 views
Discussion

Is there any way in which I can print the data type of a variable in specman

Category: Functional Verification

By SpecMAN INFANT

$usertype
•
updated over 16 years ago by ronen ben zino

1 replies • 13975 views
Discussion

ICCR, how to disable fullcase default branch scoring

Category: Functional Verification

By RyanLV

$usertype
•
updated over 16 years ago by nlin

1 replies • 13905 views
Discussion

NCsim and SystemVerilog issue

Category: Functional Verification

By navis

$usertype
•
updated over 16 years ago by tpylant

2 replies • 14034 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.