• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
CDNS - double leaderboard script

Functional Verification

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Components of System verilog VE

    Category: Functional Verification

    By Leo1008

    •

    updated over 16 years ago by Leo1008

    3 replies • 17263 views
  • Discussion

    Ref to variables

    Category: Functional Verification

    By Leo1008

    •

    updated over 16 years ago by Leo1008

    3 replies • 15161 views
  • Discussion

    Active/Reactive regions

    Category: Functional Verification

    By Leo1008

    •

    updated over 17 years ago by tpylant

    3 replies • 3175 views
  • Discussion

    Using struct and Union

    Category: Functional Verification

    By hipooja

    •

    updated over 17 years ago by tpylant

    1 replies • 15340 views
  • Discussion

    changing the color of displayed messages

    Category: Functional Verification

    By Arturi

    •

    updated over 17 years ago by StephenH

    3 replies • 17271 views
  • Discussion

    Event ordering in SV and Verilog

    Category: Functional Verification

    By hipooja

    •

    started over 17 years ago

    0 replies • 14373 views
  • Discussion

    Running Specman with VCS simulator

    Category: Functional Verification

    By MVSI

    •

    updated over 17 years ago by Michal Nevo

    9 replies • 22654 views
  • Discussion

    compiling $damem_* tasks with irun

    Category: Functional Verification

    By mmk23

    •

    updated over 17 years ago by mmk23

    4 replies • 3304 views
  • Discussion

    OVM: Unable to change objects default configuration

    Category: Functional Verification

    By JanP

    •

    updated over 17 years ago by JanP

    2 replies • 15247 views
  • Discussion

    Toggle coverage on SystemVerilog interfaces

    Category: Functional Verification

    By maxb

    •

    updated over 17 years ago by nlin

    1 replies • 16650 views
  • Discussion

    Integration verification

    Category: Functional Verification

    By hardware

    •

    updated over 17 years ago by StephenH

    1 replies • 14596 views
  • Discussion

    synthesis

    Category: Functional Verification

    By hardware

    •

    started over 17 years ago

    0 replies • 14067 views
  • Discussion

    Wait for a specific delay

    Category: Functional Verification

    By SpecMAN INFANT

    •

    updated over 17 years ago by StephenH

    2 replies • 17901 views
  • Discussion

    referring to an enumerated type value from another e package

    Category: Functional Verification

    By avidane

    •

    updated over 17 years ago by StephenH

    1 replies • 14845 views
  • Discussion

    Specman syntax errors

    Category: Functional Verification

    By Sarathi

    •

    updated over 17 years ago by StephenH

    3 replies • 16327 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information