Logic Design

Latest Posts

Discussion

naming style for generate statement in RTL

Category: Logic Design

By diablo
•
updated over 15 years ago by angelster

5 replies • 16971 views
Discussion

error occured while importing netlist

Category: Logic Design

By gopinathkannan
•
updated over 15 years ago by ryangarg05

4 replies • 13939 views
Discussion

how to prevent the use of specific library cells for some instance in the design?

Category: Logic Design

By diablo
•
updated over 15 years ago by dacyace24

4 replies • 14242 views
Discussion

Does anyone have the 0.18um standard cell library?

Category: Logic Design

By learnlearn1
•
updated over 15 years ago by jflieder

1 replies • 13052 views
Discussion

Customer Support Solution 11014718

Category: Logic Design

By stump1019
•
updated over 15 years ago by redwire

1 replies • 12978 views
Discussion

TAP Control signals

Category: Logic Design

By Leo1008
•
updated over 15 years ago by Andy Hughes

1 replies • 13300 views
Discussion

Propagated clocks

Category: Logic Design

By gchalive
•
updated over 15 years ago by grasshopper

3 replies • 17302 views
Discussion

Verilog Netlist to VHDL Netlist?

Category: Logic Design

By Scrivner
•
updated over 15 years ago by TAM1

1 replies • 13791 views
Discussion

Upcoming Conformal Products 9.1 Release

Category: Logic Design

By petrak
•
started over 15 years ago

0 replies • 12557 views
Discussion

Specifying timing path for synchronous circuits

Category: Logic Design

By gchalive
•
updated over 15 years ago by gchalive

6 replies • 15517 views
Discussion

STA in RC

Category: Logic Design

By gchalive
•
updated over 15 years ago by grasshopper

3 replies • 13705 views
Discussion

CadenceRC area report

Category: Logic Design

By Hava
•
updated over 15 years ago by Hava

6 replies • 17666 views
Discussion

Synthesizing Mixed Verilog-VHDL in RTL Compiler?

Category: Logic Design

By Scrivner
•
updated over 15 years ago by Scrivner

2 replies • 15062 views
Discussion

In encounter RTL compiler, how can I apply speed or size optimization options

Category: Logic Design

By learnlearn1
•
updated over 15 years ago by learnlearn1

2 replies • 13274 views
Discussion

How do I connect an instiantiated library clock gating cell to scan chains?

Category: Logic Design

By maxb
•
updated over 16 years ago by Henry Wang

1 replies • 14586 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.