Mixed-Signal Design

Latest Posts

Discussion

How to define a current measurement in ADEXL + Montecarlo using AMS Designer

Category: Mixed-Signal Design

By markris

$usertype
•
updated over 3 years ago by markris

13 replies • 16018 views
Discussion

Allowed amount of input wreal data type

Category: Mixed-Signal Design

By marzi

$usertype
•
updated over 3 years ago by marzi

6 replies • 12574 views
Discussion

Apply Input to array in Cadence virtuoso

Category: Mixed-Signal Design

By AnubhaSehgal

$usertype
•
updated over 3 years ago by AnubhaSehgal

2 replies • 10802 views
Discussion

VerilogA: analysis function will not take a string variable

Category: Mixed-Signal Design

By NewScreenName

$usertype
•
updated over 3 years ago by NewScreenName

4 replies • 11303 views
Discussion

corner column not appearing in ViVa

Category: Mixed-Signal Design

By bnevins

$usertype
•
updated over 3 years ago by bnevins

7 replies • 12523 views
Discussion

How to work with two different GLS netlist which contain same name sub cells in a chiptop AMS simulation?

Category: Mixed-Signal Design

By bikram1994

$usertype
•
started over 3 years ago

0 replies • 9062 views
Discussion

For ADE Assembler, is there an option to "Save simulation data" on specific nets for transient simulation?

Category: Mixed-Signal Design

By UniFleSou

$usertype
•
updated over 3 years ago by UniFleSou

2 replies • 4758 views
Discussion

Priority of netlister when a verilog file is included by AMS Netlister options vs. config view

Category: Mixed-Signal Design

By Johanny Saenz

$usertype
•
updated over 3 years ago by allenmessina

2 replies • 10609 views
Discussion

Where is the location of ams simulator which to be put in its path?

Category: Mixed-Signal Design

By delgsy

$usertype
•
updated over 3 years ago by delgsy

4 replies • 11144 views
Discussion

ERROR (HED-1073) and ERROR (OSSHNL-911) when simulating vhdl + analog blocks

Category: Mixed-Signal Design

By delgsy

$usertype
•
started over 3 years ago

0 replies • 10103 views
Discussion

What is the right format of "Subcircuit file" for defining "scasubckt" cell in "analogLib" library?

Category: Mixed-Signal Design

By fireonthesee88

$usertype
•
updated over 3 years ago by FormerMember

6 replies • 5539 views
Discussion

Xcelium version for cosim

Category: Mixed-Signal Design

By paulinho

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 10376 views
Discussion

How to add ELDO simulator in cadence virtuoso?

Category: Mixed-Signal Design

By sateesh20

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 10554 views
Discussion

Processing ADC digital output

Category: Mixed-Signal Design

By threenca

$usertype
•
updated over 3 years ago by FormerMember

3 replies • 15118 views
Discussion

How to see all the running simulation?

Category: Mixed-Signal Design

By bikram1994

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 11035 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.