Mixed-Signal Design

Latest Posts

Discussion

None of the tools are launching

Category: Mixed-Signal Design

By syasir1

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 11117 views
Discussion

Verilog A frequency calculation

Category: Mixed-Signal Design

By atulkumar245

$usertype
•
updated over 3 years ago by Andrew Beckett

3 replies • 14093 views
Discussion

Virtuoso windows are not coming to the front

Category: Mixed-Signal Design

By VysakhK

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 11147 views
Discussion

Error with installation of lattest IC618 ISR [virtuoso: relocation error: /lib64/libssl.so: symbol private_ossl_minimum_dh_bits, version libcrypto.so.10 not defined in file libcrypto.so.10 with link time reference]

Category: Mixed-Signal Design

By RFStuff

$usertype
•
updated over 3 years ago by RFStuff

2 replies • 6136 views
Discussion

*ERROR* (AMS-1247): AMS UNL netlisting has failed --> With XCELIUM21.09

Category: Mixed-Signal Design

By RFStuff

$usertype
•
updated over 3 years ago by RFStuff

5 replies • 6760 views
Discussion

How to know whether we have the valid license of Xcelium

Category: Mixed-Signal Design

By RFStuff

$usertype
•
updated over 3 years ago by Andrew Beckett

1 replies • 12265 views
Discussion

How to include a verilog file/functional view in HED?

Category: Mixed-Signal Design

By Johanny Saenz

$usertype
•
updated over 3 years ago by Frank Wiedmann

8 replies • 7905 views
Discussion

Instantiating a schematic in a verilog-a module

Category: Mixed-Signal Design

By DanteCpp

$usertype
•
updated over 3 years ago by DanteCpp

6 replies • 17272 views
Discussion

Cadence Virtuoso Result plot - slope change point

Category: Mixed-Signal Design

By asrf

$usertype
•
updated over 4 years ago by asrf

5 replies • 5529 views
Discussion

Using dyn_floatdcpath in AMS Simulations

Category: Mixed-Signal Design

By baltacican87

$usertype
•
updated over 4 years ago by baltacican87

4 replies • 11847 views
Discussion

Noisy ac analysis result at low frequency

Category: Mixed-Signal Design

By eyalg

$usertype
•
updated over 4 years ago by Frank Wiedmann

8 replies • 16689 views
Discussion

Assignment of wreal nets without using ports

Category: Mixed-Signal Design

By CharlesMyers

$usertype
•
started over 4 years ago

0 replies • 10179 views
Discussion

Loading third party shared libraries needed by custom C-code function used in Verilog-A with CDS_VA_DPI

Category: Mixed-Signal Design

By Herge

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 11201 views
Discussion

Technical guidance on Cadence-Python Co-simulation

Category: Mixed-Signal Design

By VLSI lab IITB

$usertype
•
updated over 4 years ago by Andrew Beckett

2 replies • 13910 views
Discussion

verilog AMS sine wave generator

Category: Mixed-Signal Design

By praseetha

$usertype
•
updated over 4 years ago by praseetha

4 replies • 16624 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.