Mixed-Signal Design

Latest Posts

Discussion

Multidimensional Array in Verilog-A

Category: Mixed-Signal Design

By Andrzej

$usertype
•
updated over 4 years ago by Herge

5 replies • 18075 views
Discussion

Extraction failure for Verilog-A due to for loop

Category: Mixed-Signal Design

By UniFleSou

$usertype
•
updated over 4 years ago by UniFleSou

4 replies • 18119 views
Discussion

"Verilog in" setup question and compile *E NOTDIR when use config to open mixed-signal sim bench

Category: Mixed-Signal Design

By Jim0318

$usertype
•
updated over 4 years ago by Jim0318

4 replies • 4717 views
Discussion

Inconsistent Simulation Results

Category: Mixed-Signal Design

By Siona Menezes

$usertype
•
updated over 4 years ago by Andrew Beckett

1 replies • 10372 views
Discussion

Verilog A ADC design

Category: Mixed-Signal Design

By siddafuzzy

$usertype
•
updated over 4 years ago by FormerMember

9 replies • 32063 views
Discussion

Accuracy / Resolution of real variable in SV - AMS simulation beeing limited to 6 bit ?!?!!

Category: Mixed-Signal Design

By JayBee

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 3957 views
Discussion

Annotate currents without adding the outputs to the ADE

Category: Mixed-Signal Design

By AmarDas

$usertype
•
updated over 4 years ago by FormerMember

10 replies • 15479 views
Discussion

error in Transient analysis (SPECTRE-16929)

Category: Mixed-Signal Design

By mirtaji65

$usertype
•
updated over 4 years ago by mirtaji65

2 replies • 13130 views
Discussion

Verilog Stimulus file

Category: Mixed-Signal Design

By ebarajas

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 15144 views
Discussion

Can I pass a variable from ADE Explorer into a systemverilog module as an integer?

Category: Mixed-Signal Design

By BillH314

$usertype
•
started over 4 years ago

0 replies • 10702 views
Discussion

RLC series circuit

Category: Mixed-Signal Design

By vshnkmr

$usertype
•
updated over 4 years ago by FormerMember

5 replies • 12847 views
Discussion

ADDing instances for current source in virtuoso

Category: Mixed-Signal Design

By vshnkmr

$usertype
•
updated over 4 years ago by Andrew Beckett

3 replies • 21067 views
Discussion

Unable to do dc node voltage analysis

Category: Mixed-Signal Design

By vshnkmr

$usertype
•
updated over 4 years ago by Andrew Beckett

5 replies • 12968 views
Discussion

inconsistent xmvlog failure in Virtuoso AMS setup (assembler failure)

Category: Mixed-Signal Design

By monglebest2022

$usertype
•
updated over 4 years ago by Andrew Beckett

4 replies • 14468 views
Discussion

pss simulation issues

Category: Mixed-Signal Design

By Binhngo1210

$usertype
•
updated over 4 years ago by Binhngo1210

2 replies • 12571 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.