Mixed-Signal Design

Latest Posts

Discussion

Active Mixer Conversion Gain Calculation Issue with the Ports

Category: Mixed-Signal Design

By Mehdi Nasr

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 16817 views
Discussion

SAR ADC Output to MATLAB

Category: Mixed-Signal Design

By growingmind

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 15665 views
Discussion

Overdrive Voltage of a Transistor in Cadence Virtuoso/Spectre

Category: Mixed-Signal Design

By growingmind

$usertype
•
updated over 7 years ago by Andrew Beckett

5 replies • 11764 views
Discussion

Plotting Ids vs Vgs in Cadence of a transistor - Want Y Axis to be Square Root of IDS

Category: Mixed-Signal Design

By growingmind

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 4334 views
Discussion

Problems with AHDL Block Rand Bit Stream in Cadence Virtuoso using Spectre RF

Category: Mixed-Signal Design

By growingmind

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 14872 views
Discussion

Want to add Noise in VPWL source along with ECG signal

Category: Mixed-Signal Design

By mohammadalizia

$usertype
•
updated over 7 years ago by Andrew Beckett

4 replies • 16654 views
Discussion

Unable to edit a cellview in a RAK

Category: Mixed-Signal Design

By mhkvy4

$usertype
•
updated over 7 years ago by mhkvy4

10 replies • 19810 views
Discussion

Differences in resistor noise Verilog-A model

Category: Mixed-Signal Design

By JimmyLin

$usertype
•
updated over 7 years ago by Andrew Beckett

5 replies • 18864 views
Discussion

verilogA simulation of 2nd order Sigma-Delta modulator

Category: Mixed-Signal Design

By VivekNITg

$usertype
•
updated over 7 years ago by Andrew Beckett

4 replies • 20418 views
Discussion

OCEAN Tutorial

Category: Mixed-Signal Design

By growingmind

$usertype
•
updated over 7 years ago by Andrew Beckett

5 replies • 22135 views
Discussion

Spectre simulation with schematic in Verilog-A

Category: Mixed-Signal Design

By JimmyLin

$usertype
•
updated over 7 years ago by JimmyLin

4 replies • 19370 views
Discussion

Detecting floating node in schematic in Verilog-A code

Category: Mixed-Signal Design

By vasug7

$usertype
•
updated over 7 years ago by Andrew Beckett

3 replies • 17764 views
Discussion

How to make schematic CDF parameter become integer in AMS?

Category: Mixed-Signal Design

By drdanmc

$usertype
•
updated over 7 years ago by drdanmc

2 replies • 17523 views
Discussion

DC offset

Category: Mixed-Signal Design

By Charanraj Mohan

$usertype
•
updated over 7 years ago by Frank Wiedmann

1 replies • 20331 views
Discussion

Routing Layers in Cadence Virtuoso

Category: Mixed-Signal Design

By growingmind

$usertype
•
updated over 7 years ago by Andrew Beckett

1 replies • 16409 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.