• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      eDave
      eDave 60 Points
    • 2
      MZ20250602835
      MZ20250602835 56 Points
    • 3
      Aurel B
      Aurel B 41 Points
    • 4
      steve
      steve 40 Points
    • 5
      ABIKRISHNA
      ABIKRISHNA 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    OrCAD Capture Symbol and Multiple BOM Items

    Category: PCB Design

    By hvihvelin

    •

    updated over 6 years ago by EmilBonnevie

    1 replies • 14307 views
  • Discussion

    Monte Carlo Simulations: Defining Standard Deviation, Mean, Number of Iterations and Number of Occurances as Outputs

    Category: Custom IC Design

    By baltacican87

    •

    started over 6 years ago

    0 replies • 14418 views
  • Discussion

    Is there any replacement for NCLAUNCH in Xcelium?

    Category: Functional Verification

    By mifa

    •

    updated over 6 years ago by StephenH

    1 replies • 16930 views
  • Discussion

    design synchronize from brd to dsn

    Category: PCB Design

    By johnthanchau

    •

    updated over 6 years ago by johnthanchau

    2 replies • 15056 views
  • Discussion

    Missing inner routing layers when re-opening a PCB design.

    Category: PCB Design

    By Theresa16

    •

    updated over 6 years ago by Theresa16

    2 replies • 14212 views
  • Discussion

    Resetting SKILL IDE when debugging.

    Category: Custom IC SKILL

    By stephbur

    •

    updated over 6 years ago by stephbur

    6 replies • 17587 views
  • Discussion

    Create new directory

    Category: Allegro X Scripting - Skill

    By Pradeep Appu

    •

    updated over 6 years ago by B Bruekers

    5 replies • 14033 views
  • Discussion

    CONFORMAL ECO : SPARE CELLS NOT MAPPED

    Category: Logic Design

    By NabilE

    •

    started over 6 years ago

    0 replies • 15001 views
  • Discussion

    Adding chessboard-style named pins

    Category: PCB Design

    By jweidenauer

    •

    updated over 6 years ago by jweidenauer

    2 replies • 13549 views
  • Discussion

    PC requirements for using Sigrity

    Category: PCB Design

    By eldhonvarghese

    •

    updated over 6 years ago by steve

    1 replies • 14820 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information