• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      oldmouldy
      oldmouldy 90 Points
    • 2
      AG202508246034
      AG202508246034 50 Points
    • 3
      DavidJHutchins
      DavidJHutchins 45 Points
    • 4
      DG202504226528
      DG202504226528 43 Points
    • 5
      JCTEYSSIER0
      JCTEYSSIER0 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,559 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,186 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Vista performance (Poll)

    Category: PCB Design

    By redwire redwire

    •

    started over 17 years ago

    0 replies • 12155 views
  • Discussion

    on Encounter RTL compiler

    Category: Logic Design

    By archive archive

    •

    updated over 17 years ago by ScreenName

    3 replies • 14657 views
  • Discussion

    Why encounter places std cells on macro?

    Category: Digital Implementation

    By archive archive

    •

    updated over 17 years ago by ScreenName

    1 replies • 13211 views
  • Discussion

    Best way to generate timing .libs for digital users of analog blocks?

    Category: Custom IC Design

    By duroid duroid

    •

    updated over 17 years ago by ScreenName

    1 replies • 17194 views
  • Discussion

    OrCAD export to MCAD

    Category: PCB Design

    By PaulMutti PaulMutti

    •

    updated over 17 years ago by PaulMutti

    2 replies • 13342 views
  • Discussion

    Clock tree specification in RtlCompiler

    Category: Logic Design

    By ScreenName ScreenName

    •

    started over 17 years ago

    0 replies • 12639 views
  • Discussion

    How to set global clock signal routing in soc encounter?

    Category: Digital Implementation

    By Renee Renee

    •

    updated over 17 years ago by Kari

    1 replies • 13160 views
  • Discussion

    Dimensioning

    Category: PCB Design

    By budnoel budnoel

    •

    updated over 17 years ago by mcatramb91

    2 replies • 12669 views
  • Discussion

    move / place a component to specific xy location?

    Category: PCB Design

    By peiserma peiserma

    •

    updated over 17 years ago by peiserma

    9 replies • 27538 views
  • Discussion

    senthesize sub-module

    Category: Digital Implementation

    By designer designer

    •

    started over 17 years ago

    0 replies • 12925 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information