• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 80 Points
    • 2
      Aurel B
      Aurel B 69 Points
    • 3
      AC20250829806
      AC20250829806 60 Points
    • 3
      oldmouldy
      oldmouldy 60 Points
    • 5
      SD20251126912
      SD20251126912 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,729 Points
    • 2
      oldmouldy
      oldmouldy 13,685 Points
    • 3
      eDave
      eDave 10,271 Points
    • 4
      ShawnLogan
      ShawnLogan 9,670 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Changing the Default Via? Add more via choices to the design?

    Category: PCB Design

    By split63

    •

    updated over 17 years ago by split63

    3 replies • 23660 views
  • Discussion

    PADS 2007 footprints to translate in Orcad Layout 15.7 footprint

    Category: PCB Design

    By Alexandra

    •

    updated over 17 years ago by oldmouldy

    1 replies • 13129 views
  • Discussion

    Add A new Menu in Allegro

    Category: PCB Design

    By Roger G

    •

    updated over 17 years ago by Ejlersen

    3 replies • 15089 views
  • Discussion

    Neck mode

    Category: PCB Design

    By tltoth

    •

    updated over 17 years ago by Ejlersen

    1 replies • 15546 views
  • Discussion

    SoC-Encounter Office Hours

    Category: Digital Implementation

    By BobD

    •

    updated over 17 years ago by gops

    1 replies • 13632 views
  • Discussion

    The type field of the hierarchical ports

    Category: PCB Design

    By tl104

    •

    updated over 17 years ago by tl104

    3 replies • 19850 views
  • Discussion

    Single layer boards

    Category: Allegro X APD

    By labrat7

    •

    updated over 17 years ago by labrat7

    10 replies • 19821 views
  • Discussion

    Using SKILL to process external Database file

    Category: Allegro X PCB Editor

    By alberthyc

    •

    updated over 17 years ago by Austin CAD Guy

    1 replies • 13275 views
  • Discussion

    using command ncverilog cause hang issue

    Category: Hardware/Software Co-Development, Verification and Integration

    By Jack Lee

    •

    updated over 17 years ago by Inan ERDEM

    2 replies • 15620 views
  • Discussion

    Functional Coverage : prev_<item> crossed with <item>

    Category: Functional Verification

    By hariarora

    •

    started over 17 years ago

    0 replies • 351 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information