• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      AC202503109020
      AC202503109020 70 Points
    • 2
      avant
      avant 55 Points
    • 2
      KS202606109251
      KS202606109251 55 Points
    • 4
      HP20260601263
      HP20260601263 50 Points
    • 5
      FK202606088435
      FK202606088435 42 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    copy part_number property column in capture and import into allegro for pick and place export

    Category: PCB Design

    By frank mpbc

    •

    updated over 5 years ago by steve

    1 replies • 13227 views
  • Not Answered

    Part Developer crashes and is unuseable

    Category: Design Entry HDL

    By DenzilPenberthy

    •

    updated over 5 years ago by DenzilPenberthy

    4 replies • 14156 views
  • Discussion

    SKILL: How to have multiple schematics open and modify the instance properties in them without closing the schematics

    Category: Custom IC Design

    By ExcaIibur

    •

    updated over 5 years ago by drdanmc

    1 replies • 14847 views
  • Discussion

    Rigid-Flex using OrCad "Standard" seems impossible... (17.4)

    Category: Allegro X PCB Editor

    By tschesnok

    •

    updated over 5 years ago by tschesnok

    2 replies • 2770 views
  • Discussion

    ODB++ Inside gen_fs2001 error When Exporting Compressed Database

    Category: Allegro X PCB Editor

    By l3hrbonini

    •

    updated over 5 years ago by CHAITRA B K

    4 replies • 17071 views
  • Discussion

    Exporting Film Area Report

    Category: Allegro X PCB Editor

    By KishanRaju

    •

    updated over 5 years ago by KishanRaju

    3 replies • 15200 views
  • Discussion

    Padstack issue

    Category: Allegro X PCB Editor

    By rhiannonb1997

    •

    updated over 5 years ago by masamasa

    2 replies • 15213 views
  • Discussion

    Transient results as starting point in PSS

    Category: RF Design

    By pthoppay

    •

    updated over 5 years ago by Hmjafari

    11 replies • 28321 views
  • Discussion

    How to get the "fix" or "unfix" data of via with SKILL ?

    Category: Allegro X Scripting - Skill

    By ichliebedich

    •

    updated over 5 years ago by ichliebedich

    3 replies • 3595 views
  • Discussion

    Ideal ADC model setting in adhllib

    Category: Custom IC Design

    By Mostafa A

    •

    updated over 5 years ago by Mostafa A

    8 replies • 25222 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information