• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      steve
      steve 45 Points
    • 3
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
    • 5
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,710 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,508 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    AMS Netlister Error: "Illegal non-local reference to constant function [10.3.5(IEEE)]"

    Category: Functional Verification

    By Abel Ace

    •

    started over 7 years ago

    0 replies • 901 views
  • Discussion

    How to retain the same impedance for a cline in both surface and inner layers

    Category: PCB Design

    By FormerMember

    •

    updated over 7 years ago by oldmouldy

    5 replies • 12036 views
  • Discussion

    Multi-Voltage domain pin checks at schematic level

    Category: Custom IC Design

    By Johanny Saenz

    •

    started over 7 years ago

    0 replies • 14064 views
  • Discussion

    report_timing after clock tree synthesis shows the same clock to be ideal on capture flop while propagated on the launch flop

    Category: Digital Implementation

    By Gyan1623

    •

    updated over 7 years ago by Chetan B S

    3 replies • 17492 views
  • Discussion

    Suppress Errors While Automatically Exporting Padstack with Shape

    Category: Allegro X Scripting - Skill

    By EMperson

    •

    updated over 7 years ago by EMperson

    5 replies • 10584 views
  • Discussion

    SDF back annotation in systemVerilog design using interfaces

    Category: Functional Verification

    By arash1902

    •

    started over 7 years ago

    0 replies • 15203 views
  • Discussion

    License Not working in user profile

    Category: PCB Design

    By chadga

    •

    updated over 7 years ago by oldmouldy

    1 replies • 16385 views
  • Discussion

    Where can I ask tools question on Synopsys VCS simulator?

    Category: Functional Verification

    By Ncsim User 1

    •

    started over 7 years ago

    0 replies • 14789 views
  • Discussion

    axlDBAddProp overwrite difference layer setting

    Category: Allegro X Scripting - Skill

    By nightingale

    •

    updated over 7 years ago by nightingale

    5 replies • 11281 views
  • Discussion

    quickplace by schematic page number

    Category: Allegro X Scripting - Skill

    By tennywhy

    •

    updated over 7 years ago by tennywhy

    5 replies • 10876 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information