• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Cadence Online Support

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 145 Points
    • 2
      oldmouldy
      oldmouldy 90 Points
    • 3
      bdc66a938f164d
      bdc66a938f164d 87 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 80 Points
    • 5
      excellon1
      excellon1 56 Points
  • Leaderboard

    • 1
      steve
      steve 17,599 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,206 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Descending into a group from figure coordinates in layout

    Category: Custom IC SKILL

    By frankliu

    •

    updated over 9 years ago by psill000

    5 replies • 15508 views
  • Discussion

    can't reduce upper y extent

    Category: PCB Design

    By prem20

    •

    updated over 9 years ago by oldmouldy

    3 replies • 2585 views
  • Discussion

    Design Entry HDL SKILL, PACK_TYPE, VALUE, cnSkill commands

    Category: Allegro X PCB Editor

    By ebecheto

    •

    updated over 9 years ago by BethHP

    1 replies • 13796 views
  • Discussion

    Uniform Via Stitching along the RF trace, below the thermal pads of IC and throughout the board

    Category: PCB Design

    By VRN69

    •

    started over 9 years ago

    0 replies • 12230 views
  • Discussion

    Proper analysis about IMD(SMPTE) Simulation

    Category: Custom IC Design

    By mjlee

    •

    started over 9 years ago

    0 replies • 529 views
  • Discussion

    Why transconductance gm exported from DC operating point is not same as dids/dvgs?

    Category: Custom IC Design

    By BaaB

    •

    updated over 9 years ago by BaaB

    2 replies • 3662 views
  • Discussion

    Reformatting of a list

    Category: Custom IC SKILL

    By Frederic Drape

    •

    updated over 9 years ago by Frederic Drape

    4 replies • 14246 views
  • Discussion

    Netlist Aborting in allegro PCB editor 16.5

    Category: PCB Design

    By shreeja

    •

    updated over 9 years ago by jayesh1808

    3 replies • 19577 views
  • Discussion

    Simulation Error in AMS sim. using remote-host

    Category: Custom IC Design

    By Jazzytown

    •

    started over 9 years ago

    0 replies • 14125 views
  • Discussion

    Post place-and-route SDF back-annotation fails when using Verilog multi-dimension array ports and internal nets

    Category: Functional Verification

    By Pacher Luca

    •

    updated over 9 years ago by Pacher Luca

    1 replies • 14904 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information