• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 62 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      steve
      steve 45 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,740 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,508 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Does u0 and vth0 viewed in simulation result reflect default constant value or the ones already considering any Layout-dependent effects in such environment: tsmc65nm, BISM4.5 model, Spectre7.2 ?

    Category: Custom IC Design

    By Alex Liao

    •

    updated over 12 years ago by Alex Liao

    6 replies • 17122 views
  • Discussion

    parameter sweep with extracted view

    Category: Custom IC Design

    By pirateKing08

    •

    updated over 12 years ago by Andrew Beckett

    3 replies • 14656 views
  • Discussion

    create placement blockage for instance list

    Category: Digital Implementation

    By Emil M

    •

    updated over 12 years ago by fitz

    3 replies • 18991 views
  • Discussion

    Allegro PCB Design HDL schematic page Title Block properties update

    Category: PCB Design

    By malli1729

    •

    updated over 12 years ago by Jerry GenPart

    1 replies • 15679 views
  • Discussion

    how to change colour of planes?

    Category: PCB Design

    By arbangalore

    •

    updated over 12 years ago by steve

    3 replies • 14862 views
  • Discussion

    Generic power symbols in design reuse blocks in ConceptHDL

    Category: PCB Design

    By chwilso3

    •

    updated over 12 years ago by odanoy

    7 replies • 16445 views
  • Discussion

    Dynamic adaptation of size by fields upon form resize

    Category: Custom IC SKILL

    By Atul Dwivedi

    •

    updated over 12 years ago by Atul Dwivedi

    2 replies • 15996 views
  • Discussion

    [Help]Issues regarding Extraction

    Category: RF Design

    By hsps

    •

    updated over 12 years ago by hsps

    7 replies • 3518 views
  • Discussion

    Negative Insertion Delay

    Category: Digital Implementation

    By Shuklaspeak

    •

    started over 12 years ago

    0 replies • 16282 views
  • Discussion

    Nested Parametric transient Sweep in Cadence

    Category: Custom IC Design

    By chaosatom

    •

    updated over 12 years ago by chaosatom

    2 replies • 15476 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information