• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      ltoohey
      ltoohey 66 Points
    • 2
      MZ20250602835
      MZ20250602835 61 Points
    • 3
      steve
      steve 45 Points
    • 4
      Aurel B
      Aurel B 41 Points
    • 5
      Robert Finley
      Robert Finley 40 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,508 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    ERROR(SPMHUT-41): File selected is not of type Drawing

    Category: PCB Design

    By maberu

    •

    updated over 12 years ago by maberu

    2 replies • 1923 views
  • Discussion

    acid traps check-SPB16.6

    Category: PCB Design

    By MAAC

    •

    updated over 12 years ago by steve

    1 replies • 13401 views
  • Discussion

    Any easy way to show components datasheets directly through OrCAD Capture

    Category: PCB Design

    By HWDesign

    •

    updated over 12 years ago by steve

    2 replies • 15157 views
  • Discussion

    How to access ADE-XL through skill?

    Category: Custom IC Design

    By adeuser777

    •

    updated over 12 years ago by adeuser777

    6 replies • 17400 views
  • Discussion

    IFV run time errors

    Category: Functional Verification

    By PRIYM

    •

    updated over 12 years ago by JoergM

    3 replies • 15054 views
  • Discussion

    Use component with same reference designator twice?

    Category: PCB Design

    By aricbeaver

    •

    updated over 12 years ago by tltoth

    1 replies • 14121 views
  • Discussion

    ADEXL tabulating for 20 hours!

    Category: Custom IC Design

    By ukelkar

    •

    updated over 12 years ago by Andrew Beckett

    3 replies • 14381 views
  • Discussion

    Annotate veriloga or verilogams value on symbol

    Category: Custom IC SKILL

    By acook

    •

    updated over 12 years ago by acook

    1 replies • 14295 views
  • Discussion

    Multiple set of save statements in spectre simulation

    Category: Custom IC Design

    By shankarp

    •

    updated over 12 years ago by shankarp

    2 replies • 14977 views
  • Discussion

    IFV and IUS, what's the difference?

    Category: Functional Verification

    By archive

    •

    updated over 12 years ago by GAO SHIYANG

    7 replies • 5653 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information