• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      eDave
      eDave 60 Points
    • 2
      MZ20250602835
      MZ20250602835 56 Points
    • 3
      Aurel B
      Aurel B 41 Points
    • 4
      steve
      steve 40 Points
    • 5
      Robert Finley
      Robert Finley 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    which all signals need to be initialized in a module

    Category: Functional Verification

    By BharathECE

    •

    updated over 12 years ago by BharathECE

    2 replies • 14449 views
  • Discussion

    make it clearly beta and betaeff

    Category: Custom IC Design

    By imagesensor123

    •

    updated over 12 years ago by EthanRFIC

    13 replies • 40316 views
  • Discussion

    How to create a BMP file using SKILL and Virtuoso ?

    Category: Custom IC SKILL

    By BruceD

    •

    updated over 12 years ago by Andrew Beckett

    4 replies • 18491 views
  • Discussion

    CADENCE capacitor corners max min typ meaning

    Category: Mixed-Signal Design

    By Ricardo Alves

    •

    updated over 12 years ago by Andrew Beckett

    1 replies • 15479 views
  • Discussion

    IFV Support

    Category: Functional Verification

    By PRIYM

    •

    updated over 12 years ago by CrazyForFormal

    3 replies • 15252 views
  • Discussion

    cds_generic nmos extracting as 4-terminal

    Category: Custom IC Design

    By jmoriarty

    •

    updated over 12 years ago by jmoriarty

    9 replies • 20261 views
  • Discussion

    How to change package design(.dra) to reflect in layout after placement of component is done

    Category: PCB Design

    By Varun1610

    •

    updated over 12 years ago by steve

    1 replies • 13812 views
  • Discussion

    simulation of harmonic distortion

    Category: PCB Design

    By hafid2013

    •

    updated over 12 years ago by tltoth

    3 replies • 16408 views
  • Discussion

    Using db objects in replay file

    Category: Custom IC Design

    By egolowen

    •

    updated over 12 years ago by Andrew Beckett

    6 replies • 15670 views
  • Discussion

    Some Basic questions to select proper OrCAD Softwares

    Category: PCB Design

    By SOFTLAB

    •

    started over 12 years ago

    0 replies • 13002 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information