• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      eDave
      eDave 60 Points
    • 2
      MZ20250602835
      MZ20250602835 56 Points
    • 3
      Aurel B
      Aurel B 41 Points
    • 4
      steve
      steve 40 Points
    • 5
      Robert Finley
      Robert Finley 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Need help tuning diff pairs---will PAY

    Category: PCB Design

    By pitbull107

    •

    updated over 12 years ago by Ejlersen

    4 replies • 1783 views
  • Discussion

    Fatal Application Error in ASSURA av_extracted

    Category: Custom IC Design

    By Bayes

    •

    updated over 12 years ago by Bayes

    2 replies • 14942 views
  • Discussion

    Smoke Analysis on subcircuit

    Category: Hardware/Software Co-Development, Verification and Integration

    By tt543

    •

    updated over 12 years ago by Alok Tripathi

    10 replies • 19177 views
  • Discussion

    set_false_path -through and set_load on the output ports

    Category: Logic Design

    By beginer

    •

    updated over 12 years ago by grasshopper

    1 replies • 2361 views
  • Discussion

    How do I delete clock groups (created via set_clock_groups)

    Category: Logic Design

    By moogydmaxim

    •

    updated over 12 years ago by grasshopper

    1 replies • 15314 views
  • Discussion

    How to use the Encounter RTL Compiler Super-Thread with Tivoli Workload LoadLeveler

    Category: Logic Design

    By lvcargnini

    •

    updated over 12 years ago by grasshopper

    1 replies • 16256 views
  • Discussion

    spectremdl issue : syntax error before or at: trans invalid argument to run statement

    Category: Custom IC Design

    By samung

    •

    updated over 12 years ago by samung

    1 replies • 15395 views
  • Discussion

    batch launch of ocean -restore script.ocn & issue with the netlisting (input.scs, amap/ ?)

    Category: Custom IC SKILL

    By samung

    •

    updated over 12 years ago by samung

    5 replies • 3387 views
  • Discussion

    [Help] How to use the "switch" in analogLib?

    Category: RF Design

    By xxgenerall

    •

    updated over 12 years ago by Andrew Beckett

    4 replies • 25183 views
  • Discussion

    Spectre simulation not running at C-extraction level

    Category: Custom IC Design

    By Debasish

    •

    updated over 12 years ago by Andrew Beckett

    13 replies • 19551 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information