• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      KS202606109251
      KS202606109251 95 Points
    • 2
      Rita Fung
      Rita Fung 76 Points
    • 3
      AC202503109020
      AC202503109020 70 Points
    • 4
      AVAQ Semi
      AVAQ Semi 65 Points
    • 5
      ST202606301857
      ST202606301857 50 Points
  • Leaderboard

    • 1
      steve
      steve 17,874 Points
    • 2
      oldmouldy
      oldmouldy 13,840 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Footprints

    Category: PCB Design

    By DanDD

    •

    updated over 13 years ago by TH Designs

    1 replies • 13872 views
  • Discussion

    How to Find if any routes have gone outside the die area

    Category: Digital Implementation

    By Anuragjn

    •

    started over 13 years ago

    0 replies • 14245 views
  • Discussion

    License issue while using plot command in an ocean script in cadence 6.1.5

    Category: Custom IC Design

    By NRkey99

    •

    updated over 13 years ago by Andrew Beckett

    3 replies • 18243 views
  • Discussion

    Running only one Corner Setup eventhough "modelGroup" are different?

    Category: Custom IC SKILL

    By Reinice

    •

    updated over 13 years ago by Andrew Beckett

    1 replies • 1084 views
  • Discussion

    *Warning* Wavenil is not a waveform object

    Category: Custom IC SKILL

    By Reinice

    •

    updated over 13 years ago by Andrew Beckett

    1 replies • 16656 views
  • Discussion

    How can I acquire waveform expression using a trace in ViVA?

    Category: Custom IC SKILL

    By Reinice

    •

    updated over 13 years ago by Andrew Beckett

    1 replies • 15416 views
  • Discussion

    eliminate "updated since last schematic save" warnings when netlisting with cells from basic/analogLib

    Category: Custom IC Design

    By NicolasCAD

    •

    updated over 13 years ago by Andrew Beckett

    3 replies • 4248 views
  • Discussion

    Showing more Number of opPointLabelSet in CDF for DC Op point Annotation

    Category: RF Design

    By RFQuery

    •

    updated over 13 years ago by RFQuery

    7 replies • 17839 views
  • Discussion

    Continue simulation after it is finished

    Category: Custom IC Design

    By Tobben24

    •

    updated over 13 years ago by Tobben24

    2 replies • 18264 views
  • Discussion

    WARNING [NET0093] No PSpiceTemplate for U1, ignoring

    Category: PCB Design

    By 11Srimanth1991

    •

    updated over 13 years ago by Alok Tripathi

    3 replies • 21366 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information