• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 95 Points
    • 2
      ltoohey
      ltoohey 65 Points
    • 3
      oldmouldy
      oldmouldy 55 Points
    • 4
      Hoangkhoipcb
      Hoangkhoipcb 50 Points
    • 5
      zpofrp
      zpofrp 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,774 Points
    • 2
      oldmouldy
      oldmouldy 13,760 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How do you manage variations in your BOM (Bill of Material)?

    Category: Allegro X Capture CIS

    By yugandhar

    •

    updated over 2 years ago by Minet

    2 replies • 5758 views
  • Discussion

    Right Angle Route/Slot in Padstack?

    Category: Allegro X PCB Editor

    By melview1

    •

    updated over 2 years ago by jc teyssier

    9 replies • 6272 views
  • Discussion

    Regarding installation of Standart IO cell and pad libraries

    Category: Custom IC SKILL

    By Gabru

    •

    updated over 2 years ago by Andrew Beckett

    1 replies • 6768 views
  • Discussion

    How to print report to pdf

    Category: Allegro X PCB Editor

    By Tolo1996

    •

    updated over 2 years ago by Tolo1996

    3 replies • 8182 views
  • Discussion

    HOW TO SCALE SELECTION BOUNDARY WHEN INSTANTIATING LAYOUT

    Category: Custom IC Design

    By Tony Harvy

    •

    updated over 2 years ago by Andrew Beckett

    2 replies • 6761 views
  • Discussion

    What is a good way to work, modify and get back / extend your ADE setup?

    Category: Custom IC Design

    By StephanWeber

    •

    updated over 2 years ago by StephanWeber

    2 replies • 6918 views
  • Discussion

    Delivered example STRATUS_20.24.100/share/stratus/collateral/examples/simple_dmac_apb is not able to work.

    Category: High-Level Synthesis

    By mxlusereight

    •

    started over 2 years ago

    0 replies • 1826 views
  • Discussion

    Irun error MXINDR with a verilog PLL model wrapper written in VHDL, any way to workaround?

    Category: Functional Verification

    By mxlusereight

    •

    updated over 2 years ago by mxlusereight

    2 replies • 7887 views
  • Discussion

    How to Map covergroup from present regression database to a reference vPlan

    Category: Functional Verification

    By Rolly

    •

    updated over 2 years ago by StephenH

    1 replies • 7933 views
  • Discussion

    Xcelium waveform dump into custom directory

    Category: Functional Verification

    By DamianRRR

    •

    updated over 2 years ago by StephenH

    1 replies • 10526 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information