• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      JCTEYSSIER0
      JCTEYSSIER0 70 Points
    • 2
      MD202602226914
      MD202602226914 50 Points
    • 3
      zpofrp
      zpofrp 45 Points
    • 4
      oldmouldy
      oldmouldy 35 Points
    • 4
      EG202602196052
      EG202602196052 35 Points
  • Leaderboard

    • 1
      steve
      steve 17,779 Points
    • 2
      oldmouldy
      oldmouldy 13,775 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,720 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Veriloga Convergence Issues with DFF

    Category: Custom IC SKILL

    By greywanderer

    •

    updated over 3 years ago by greywanderer

    5 replies • 13164 views
  • Discussion

    Transient Noise Simulation gives the same transient results even though the noise spectrum of the noise sources are different.

    Category: Custom IC Design

    By delgsy

    •

    updated over 3 years ago by ShawnLogan

    2 replies • 11430 views
  • Discussion

    How to make use of the symbol_noconn for dangling verilog bus ports without shorting them ?

    Category: Custom IC Design

    By Emulator

    •

    updated over 3 years ago by Emulator

    2 replies • 9162 views
  • Discussion

    How to include a folder of modelfiles in Assembler/Maestro ?

    Category: Custom IC Design

    By HoWei

    •

    started over 3 years ago

    0 replies • 1186 views
  • Discussion

    Rename net without label or pin

    Category: Custom IC SKILL

    By Pfeiler

    •

    updated over 3 years ago by Pfeiler

    2 replies • 9951 views
  • Not Answered

    Coverlay mask

    Category: Allegro X PCB Editor

    By PurdueMark

    •

    updated over 3 years ago by PurdueMark

    1 replies • 9701 views
  • Discussion

    New Features in AWR 16: Dynamic Voiding and Net connectivity Extraction Videos

    Category: AWR Design Environment

    By SimTech

    •

    started over 3 years ago

    0 replies • 6300 views
  • Not Answered

    Sigrity: possible to generate "impedance (heatmap) plots" in .mcm designs as Aurora can do for .brd designs?

    Category: Allegro X APD

    By dontpanic

    •

    updated over 3 years ago by dontpanic

    4 replies • 5069 views
  • Not Answered

    Is there any way to create a template project?

    Category: Allegro X Capture CIS

    By asdfafasfaf

    •

    updated over 3 years ago by Schulz Jordan

    1 replies • 6546 views
  • Not Answered

    How do you work on more than one project at the same time without messing up page templates?

    Category: Allegro X Capture CIS

    By asdfafasfaf

    •

    updated over 3 years ago by Schulz Jordan

    1 replies • 6819 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information