• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 75 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 65 Points
    • 4
      ShawnLogan
      ShawnLogan 50 Points
    • 5
      MZ20250602835
      MZ20250602835 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,705 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    SysCap - Tip of the Week: Configuring packaged and board file locations

    Category: Allegro X System Capture (EE Cockpit)

    By DesignTech

    •

    started over 3 years ago

    0 replies • 991 views
  • Discussion

    How to create a Two-Sided die using Allegro Package Designer?

    Category: Allegro X PCB Editor

    By PCBTech

    •

    started over 3 years ago

    0 replies • 9557 views
  • Discussion

    LVS Port Mismatch Errors with CDL Netlist

    Category: Custom IC Design

    By amrao

    •

    updated over 3 years ago by Andrew Beckett

    3 replies • 12969 views
  • Discussion

    How to use a CSV file in Cadence?

    Category: Custom IC Design

    By Sachin Mishra

    •

    updated over 3 years ago by Sachin Mishra

    6 replies • 22595 views
  • Discussion

    The SNR of real signals are degrading in system Verilog model compare to analog signals

    Category: Mixed-Signal Design

    By bikram1994

    •

    updated over 3 years ago by bikram1994

    3 replies • 11489 views
  • Discussion

    Can Joules Report on wasted power on the inputs of a gated flop?

    Category: Logic Design

    By Falanke

    •

    started over 3 years ago

    0 replies • 11133 views
  • Discussion

    Can I generate layout from source but not from the same hierarchy level?

    Category: Custom IC Design

    By delgsy

    •

    updated over 3 years ago by delgsy

    8 replies • 12696 views
  • Discussion

    Passing LVS without making the well tap in the current hierarchy

    Category: Custom IC Design

    By delgsy

    •

    started over 3 years ago

    0 replies • 9247 views
  • Discussion

    Creating a Custom 'Preview Bindkeys' Hint Box with Skill

    Category: Custom IC SKILL

    By kdolan

    •

    updated over 3 years ago by Andrew Beckett

    1 replies • 1451 views
  • Not Answered

    3D Canvas Export covers Mounting Holes with SolderMask

    Category: Allegro X PCB Editor

    By BaldEngineer

    •

    started over 3 years ago

    0 replies • 9662 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information