• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      Charlie
      Charlie 75 Points
    • 2
      eDave
      eDave 70 Points
    • 3
      oldmouldy
      oldmouldy 60 Points
    • 4
      ShawnLogan
      ShawnLogan 50 Points
    • 5
      MZ20250602835
      MZ20250602835 45 Points
  • Leaderboard

    • 1
      steve
      steve 17,769 Points
    • 2
      oldmouldy
      oldmouldy 13,700 Points
    • 3
      eDave
      eDave 10,331 Points
    • 4
      ShawnLogan
      ShawnLogan 9,710 Points
    • 5
      skillUser
      skillUser 7,498 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    How to Model a Filter in VerilogA other than laplace function?

    Category: Mixed-Signal Design

    By bikram1994

    •

    updated over 3 years ago by Andrew Beckett

    3 replies • 13357 views
  • Discussion

    How to create vhdl view and symbol from an existing vhdl cdoe?

    Category: Mixed-Signal Design

    By bikram1994

    •

    updated over 3 years ago by bikram1994

    2 replies • 12058 views
  • Discussion

    Apply 'and/'or to a list of lists

    Category: Custom IC SKILL

    By FormerMember

    •

    updated over 3 years ago by AurelBuche

    2 replies • 1642 views
  • Discussion

    is there something like "Net Highlighting" in the layout?

    Category: Custom IC Design

    By delgsy

    •

    updated over 3 years ago by delgsy

    2 replies • 2930 views
  • Discussion

    How to set optimization goals to output equations using MWO in AWR

    Category: AWR Design Environment

    By SimTech

    •

    started over 3 years ago

    0 replies • 10670 views
  • Not Answered

    CIP Server installation issue: password is too short

    Category: Allegro X Capture CIS

    By jishu

    •

    updated over 3 years ago by Luc S

    6 replies • 13464 views
  • Discussion

    Importing Digital Standard Cells from PDK data

    Category: Custom IC Design

    By Matthias Ochs

    •

    started over 3 years ago

    0 replies • 10922 views
  • Discussion

    Running "small environment" on specview

    Category: Functional Verification

    By Nir Z

    •

    updated over 3 years ago by Nir Z

    4 replies • 3964 views
  • Discussion

    Preventing Instantiation of Cells from Restricted Library

    Category: Custom IC SKILL

    By Kevin Buck

    •

    updated over 3 years ago by Kevin Buck

    9 replies • 13705 views
  • Discussion

    Find all libraries used in design hierarchy

    Category: Custom IC SKILL

    By MorrisDH

    •

    updated over 3 years ago by MorrisDH

    2 replies • 11331 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information