• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      DavidJHutchins
      DavidJHutchins 180 Points
    • 2
      excellon1
      excellon1 113 Points
    • 3
      Aurel B
      Aurel B 112 Points
    • 4
      DG202504226528
      DG202504226528 66 Points
    • 5
      Elecguy
      Elecguy 65 Points
  • Leaderboard

    • 1
      steve
      steve 17,624 Points
    • 2
      oldmouldy
      oldmouldy 13,625 Points
    • 3
      eDave
      eDave 10,211 Points
    • 4
      ShawnLogan
      ShawnLogan 9,660 Points
    • 5
      skillUser
      skillUser 7,617 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Scaled value has been rounded off.

    Category: Allegro X PCB Editor

    By Jason Hsu

    •

    updated over 4 years ago by Jason Hsu

    2 replies • 15684 views
  • Discussion

    Hierarchical Schematics Issue

    Category: PCB Design

    By jatins

    •

    started over 4 years ago

    0 replies • 9670 views
  • Discussion

    How to write a skill script that will run dc analysis on schematic

    Category: Custom IC SKILL

    By Sattiwk

    •

    updated over 4 years ago by Sattiwk

    2 replies • 11682 views
  • Discussion

    convert selected signed out signal to unsigned

    Category: Custom IC Design

    By abdurrahman0234

    •

    updated over 4 years ago by Andrew Beckett

    1 replies • 11486 views
  • Discussion

    axlGetPointPsfDir error

    Category: Custom IC SKILL

    By dragank

    •

    updated over 4 years ago by Andrew Beckett

    4 replies • 10739 views
  • Discussion

    ViVa is plotting old simulation result instead of the current simulation results

    Category: Custom IC Design

    By RFStuff

    •

    updated over 4 years ago by JainN

    4 replies • 12242 views
  • Discussion

    2-stage CMOS OTA: LVS errors

    Category: Custom IC Design

    By Jose Sarmento

    •

    updated over 4 years ago by Jose Sarmento

    1 replies • 10932 views
  • Discussion

    convert bus sıgnal

    Category: Functional Verification

    By abdurrahman0234

    •

    started over 4 years ago

    0 replies • 864 views
  • Discussion

    Differential pairs routing

    Category: Allegro X PCB Editor

    By Stalker

    •

    updated over 4 years ago by Stalker

    2 replies • 11282 views
  • Discussion

    Menubar in SKILL Form

    Category: Allegro X Scripting - Skill

    By leto

    •

    started over 4 years ago

    0 replies • 8734 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information