• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Not Answered

    OPEN JDK Resoucre 0

    7884 views
    2 replies
    Latest 9 months ago
    by CC20250910538
  • Not Answered

    Hide the window after using command "exportNetList" in ASC 0

    1784 views
    2 replies
    Latest 9 months ago
    by Gelzone
  • Suggested Answer

    PSpice only schematic symbol pins 0

    1629 views
    2 replies
    Latest 9 months ago
    by kevcon
  • Discussion

    Building a editor , because we all need this

    2232 views
    3 replies
    Latest 9 months ago
    by Mhawley1
  • Suggested Answer

    ERROR(ORCAP-1028) The Spice COM Wrapper error has occurred 0

    1996 views
    2 replies
    Latest 9 months ago
    by JO202509059437
  • Not Answered

    Menu "Place::Line" Use a free style 0

    1515 views
    2 replies
    Latest 9 months ago
    by ZH202409115233
  • Discussion

    How can I build a popup menu and add a separator line in Allegro SKILL?

    1108 views
    0 replies
    Started 9 months ago
    by JuanCR
  • Discussion

    How to delete a Die without removing it from a design entirely

    5164 views
    1 reply
    Latest 9 months ago
    by FB202509068023
  • Not Answered

    Query on Unrouted Connections DRC 0

    2336 views
    1 reply
    Latest 9 months ago
    by avant
  • Suggested Answer

    PSPICE for TI - TPS2662x - Fixed OVP 0

    1828 views
    1 reply
    Latest 9 months ago
    by AyushD
  • Not Answered

    Query on Line Segments connecting to Nets 0

    3312 views
    5 replies
    Latest 9 months ago
    by excellon1
  • Not Answered

    Orcad capture 22 title block auto population 0

    1636 views
    2 replies
    Latest 9 months ago
    by MR20250829531
  • Discussion

    CAF Resistance and SIR Testing: Preventing Hidden PCB Failures Through Smarter Design & Process Control

    4976 views
    4 replies
    Latest 9 months ago
    by KD202502275710
  • Discussion

    Community ideas

    1284 views
    2 replies
    Latest 9 months ago
    by KD202502275710
  • Not Answered

    Dynamically update/reload the CIS Configuration in a running OrCAD Instance 0

    1367 views
    2 replies
    Latest 9 months ago
    by KD202502275710
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information