• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    Visibility,options,find tabs anchoring Locked

    3650 views
    2 replies
    Latest over 6 years ago
    by larry briski
  • Discussion

    Error with PCB Symbol Update (OrCAD 17.2) Locked

    17041 views
    2 replies
    Latest over 6 years ago
    by EASiA
  • Discussion

    Generating BOMs automatically from Scripts Locked

    14232 views
    0 replies
    Started over 6 years ago
    by RocketMan247
  • Discussion

    Import Logo Locked

    17160 views
    2 replies
    Latest over 6 years ago
    by Wild
  • Discussion

    How to change a dummy via into not on a net status?

    14328 views
    0 replies
    Started over 6 years ago
    by luanvn81
  • Discussion

    Need to generate the stacked via reports ( L1_L3 ).

    19971 views
    6 replies
    Latest over 6 years ago
    by cdlep
  • Discussion

    Inner layer jumpers Locked

    14891 views
    2 replies
    Latest over 6 years ago
    by cdlep
  • Discussion

    Design Entry Locked

    7648 views
    6 replies
    Latest over 6 years ago
    by FrankieWY
  • Discussion

    Can't Creating a Find Result Report as CSV File Locked

    2095 views
    3 replies
    Latest over 6 years ago
    by ITING
  • Discussion

    Why flash symbols in padstack? Locked

    18660 views
    5 replies
    Latest over 6 years ago
    by CadAce2K
  • Discussion

    ORCAD 17.4 STD Edition "Unable to export a .brd file to Specctra" WHY IS THAT ??????? Locked

    796 views
    0 replies
    Started over 6 years ago
    by excellon1
  • Discussion

    Design Rule check grayed out in Orcad 16.6 Locked

    15423 views
    1 reply
    Latest over 6 years ago
    by Wild
  • Discussion

    How to solve the problem INFO(ORCAP-2242): Checking Incorrect Pin Group Assignment Locked

    5939 views
    3 replies
    Latest over 6 years ago
    by Jejiji
  • Discussion

    Forcing an NC pin to connect to a net Locked

    16397 views
    2 replies
    Latest over 6 years ago
    by Fredda
  • Discussion

    Chiplet Interface for Heterogeneous SiP

    15966 views
    1 reply
    Latest over 6 years ago
    by William Martin
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information