• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Community Search
  • User
Forum - Thread List
  • Discussion

    How to replace split parts in Allegro System Capture

    3110 views
    0 replies
    Started over 2 years ago
    by DesignTech
  • Suggested Answer

    via (padstack) not showing 0

    6205 views
    3 replies
    Latest over 2 years ago
    by masamasa
  • Answered

    Create NetGroup WITHOUT manually typing in DOZENS of netnames ??? Orcad Capture 0

    4770 views
    3 replies
    Latest over 2 years ago
    by Jeet
  • Not Answered

    How to check same net spacing for microvias 0

    10661 views
    3 replies
    Latest over 2 years ago
    by Hoangkhoipcb
  • Discussion

    How to export simulation report for transient analysis data in PSpice A/D

    3676 views
    5 replies
    Latest over 2 years ago
    by DelphaPG
  • Discussion

    How to check a cluster of same net vias spacing, with have no shape or cline covered

    19917 views
    6 replies
    Latest over 2 years ago
    by Hoangkhoipcb
  • Answered

    Adding STEP model in 3DX canvas gives peculiar result +1

    5631 views
    2 replies
    Latest over 2 years ago
    by Fredda
  • Suggested Answer

    How to add APD 15.5 cns_space_values.form at 17.4 0

    2336 views
    4 replies
    Latest over 2 years ago
    by Xiaome8
  • Answered

    via to via spacing on the same layer 0

    8431 views
    7 replies
    Latest over 2 years ago
    by Hoangkhoipcb
  • Suggested Answer

    shape to void conversion 0

    7292 views
    6 replies
    Latest over 2 years ago
    by Hoangkhoipcb
  • Not Answered

    Need help extracting net alias names 0

    3447 views
    2 replies
    Latest over 2 years ago
    by AB_1717543042707
  • Not Answered

    How to set amplifier model tolerance? 0

    3901 views
    3 replies
    Latest over 2 years ago
    by TechiEE12
  • Not Answered

    Syscap power object name don't change 0

    1825 views
    1 reply
    Latest over 2 years ago
    by rg13
  • Not Answered

    Orcad X on ARM architecture 0

    3747 views
    1 reply
    Latest over 2 years ago
    by rg13
  • Discussion

    SysCap – Tip of the Week: How to save table of contents (TOC) in schematic design automatically

    3590 views
    0 replies
    Started over 2 years ago
    by DesignTech
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information