• Discussion

  error when generating snp files from a variable Locked

  4170 views
  3 replies
  Latest over 1 year ago
  by TommasoF
• Discussion

  ddt VerilogA usage Locked

  3604 views
  0 replies
  Started over 1 year ago
  by AndreaD
• Discussion

  Disappearing toolbar or docked menu Locked

  3679 views
  0 replies
  Started over 1 year ago
  by psill00
• Not Answered

  Shape won't connect to pad 0

  1136 views
  1 reply
  Latest over 1 year ago
  by Gowtham P
• Suggested Answer

  AllegroX. ConstraintManager: how to define an exemption inside a SPACING RULE ? 0

  3749 views
  1 reply
  Latest over 1 year ago
  by SaiPavanl
• Discussion

  adexl remove test Locked

  3874 views
  2 replies
  Latest over 1 year ago
  by dogman4
• Answered

  how to auto void the dynamic copper to via pad less hole with same net 0

  1853 views
  3 replies
  Latest over 1 year ago
  by avant
• Suggested Answer

  Get net name error in Hierarchy design 0

  1796 views
  1 reply
  Latest over 1 year ago
  by CadAP
• Not Answered

  TCL problem when get net name of pin in hierarchy design 0

  1691 views
  1 reply
  Latest over 1 year ago
  by CadAP
• Answered

  Trace loop in OrCad X 0

  1686 views
  3 replies
  Latest over 1 year ago
  by mahimag
• Discussion

  Figures missing in the RF Design Blogs article of "Measuring Fmax for MOS Transistors" Locked

  2875 views
  2 replies
  Latest over 1 year ago
  by Andrew Beckett
• Suggested Answer

  AllegroX SPACING rule precedence 0

  3831 views
  1 reply
  Latest over 1 year ago
  by techiecs
• Discussion

  Display Resource Editor: Different Colors for Schematic and Layout Axis Locked

  5034 views
  3 replies
  Latest over 1 year ago
  by sgcad
• Discussion

  How do you create a footprint symbol for a DIE that will be referenced in system capture schematic?

  14265 views
  1 reply
  Latest over 1 year ago
  by kanecharle
• Discussion

  Flattening techLib VIA0/VIA1 Locked

  530 views
  0 replies
  Started over 1 year ago
  by Mallappa T