• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Suggested Answer

    Place Module .mdd file without using hierarchical blocks 0

    2407 views
    4 replies
    Latest over 1 year ago
    by mahimag
  • Suggested Answer

    OrCAD X Presto IDF Import/Export 0

    1007 views
    1 reply
    Latest over 1 year ago
    by mahimag
  • Discussion

    ask some functions that we don't know if it exists Locked

    1326 views
    0 replies
    Started over 1 year ago
    by RONZYRR
  • Discussion

    Display Your Know How: Footprints

    8754 views
    18 replies
    Latest over 1 year ago
    by John T
  • Not Answered

    Invalid Number, Compare(-nan(ind),0) Error when Running Infineon IPDD60R050G7 L3 Model 0

    2040 views
    2 replies
    Latest over 1 year ago
    by HIMS
  • Suggested Answer

    MAX4488 SPICE Model Issues 0

    3214 views
    2 replies
    Latest over 1 year ago
    by HIMS
  • Discussion

    How to use wspCreateWSP to assign value for n_wdith n_space ...2 rows ? Locked

    3434 views
    2 replies
    Latest over 1 year ago
    by Charley Chen
  • Not Answered

    export symbol into pdf via TCL 0

    807 views
    1 reply
    Latest over 1 year ago
    by Stacey Holt
  • Discussion

    XL Compliance Locked

    3733 views
    2 replies
    Latest over 1 year ago
    by LW202409248018
  • Discussion

    How to assemble a topcell with height-fixed-yet-width-varying modules using skill code? Locked

    3113 views
    0 replies
    Started over 1 year ago
    by Keep learning guy
  • Suggested Answer

    adding parallel lines 0

    3826 views
    3 replies
    Latest over 1 year ago
    by masamasa
  • Discussion

    Odd behavior of bindkeys in virtuoso layout view Locked

    3805 views
    3 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Suggested Answer

    Clines removal 0

    7283 views
    10 replies
    Latest over 1 year ago
    by BaldEngineer
  • Discussion

    Showing list of history name and its notes for similar history name at ADE Assembler Locked

    4449 views
    5 replies
    Latest over 1 year ago
    by Andrew Beckett
  • Discussion

    Simulating Verilog Code with AMS simulator Locked

    4703 views
    3 replies
    Latest over 1 year ago
    by Andrew Beckett
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information