• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Not Answered

    Locating PCell Designer 0 Locked

    5415 views
    2 replies
    Latest over 1 year ago
    by dandadom
  • Not Answered

    Syscap power object name don't change 0

    1521 views
    1 reply
    Latest over 1 year ago
    by rg13
  • Not Answered

    Orcad X on ARM architecture 0

    2998 views
    1 reply
    Latest over 1 year ago
    by rg13
  • Discussion

    Sigrity: Tip of the day – How to simulate tabbed routed shapes by using a new feature in Sigrity PowerSI

    2975 views
    0 replies
    Started over 1 year ago
    by SimTech
  • Discussion

    How to select all floating wires in a schematic (both connected to terminals or not connected to a terminal) Locked

    6107 views
    5 replies
    Latest over 1 year ago
    by AurelBuche
  • Discussion

    Interconnect modeling and parasitics extraction Locked

    5051 views
    1 reply
    Latest over 1 year ago
    by Saloni Chhabra
  • Discussion

    Assura LVS Must Connect Pins Locked

    5307 views
    2 replies
    Latest over 1 year ago
    by SteS93
  • Discussion

    Using expression evaluated data points as a function or a waveform from one test to the other in ADE assembler Locked

    6485 views
    7 replies
    Latest over 1 year ago
    by sidm
  • Discussion

    Accessing results database from a command line Spectre simulation Locked

    6635 views
    2 replies
    Latest over 1 year ago
    by AB_1716362704952
  • Discussion

    SysCap – Tip of the Week: How to save table of contents (TOC) in schematic design automatically

    3258 views
    0 replies
    Started over 1 year ago
    by DesignTech
  • Suggested Answer

    Ghost NETCLASS property on nets in PCB editor - cannot be found anywhere in constraints manager 0

    2838 views
    4 replies
    Latest over 1 year ago
    by John T
  • Discussion

    AMS simulation Netlist problem Locked

    3991 views
    0 replies
    Started over 1 year ago
    by milind0z
  • Discussion

    automating schematic to post layout simulation flow Locked

    9343 views
    12 replies
    Latest over 1 year ago
    by supriyo1985
  • Not Answered

    OrCAD X place database Part greyed out if the window is undocked 0

    3290 views
    2 replies
    Latest over 1 year ago
    by kevcon
  • Not Answered

    CPU time and wall-clock time 0

    1760 views
    1 reply
    Latest over 1 year ago
    by Gaurav
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information