• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Answered

    How can I create phase shift (in degree )of filters in Pspice? 0

    4520 views
    2 replies
    Latest over 1 year ago
    by Electronx
  • Suggested Answer

    ISO-Buck converter model 0

    3655 views
    1 reply
    Latest over 1 year ago
    by AyushD
  • Discussion

    Skill code to delete duplicate pin Locked

    5907 views
    2 replies
    Latest over 1 year ago
    by Duc Loc
  • Answered

    Pcell Designer identifying names within an instance 0 Locked

    7371 views
    4 replies
    Latest over 1 year ago
    by EMaz
  • Discussion

    How can I get a handle to a nested procedure in skill++? Locked

    7148 views
    9 replies
    Latest over 1 year ago
    by AaronSymko
  • Discussion

    Assign a value to a symbol created by concat Locked

    6274 views
    6 replies
    Latest over 1 year ago
    by AurelBuche
  • Discussion

    Mapping 18nm tech file Locked

    4865 views
    0 replies
    Started over 1 year ago
    by Mukesh Babu
  • Discussion

    How to set ADE assembler expressions using the same output waveform resulting from different design variables? Locked

    4884 views
    0 replies
    Started over 1 year ago
    by NewScreenName
  • Suggested Answer

    trace width showing incorrect value when provided with layer thickness and impedance value 0

    5259 views
    1 reply
    Latest over 1 year ago
    by SandeepVarrier
  • Answered

    DRC error not showing for the unconnected pins 0

    4063 views
    1 reply
    Latest over 1 year ago
    by oldmouldy
  • Discussion

    verification metrics on IMC Locked

    9483 views
    8 replies
    Latest over 1 year ago
    by StephenH
  • Discussion

    resizing of via or contact as PDK gets changed Locked

    4893 views
    1 reply
    Latest over 1 year ago
    by yogeshjaiswalCAD
  • Discussion

    Skill code to resizing of via or contact ( PDK gets changed) used in cell from top to bottom hierarchy Locked

    5028 views
    1 reply
    Latest over 1 year ago
    by yogeshjaiswalCAD
  • Not Answered

    OrCAD Capture DRC fails to find unconnected pin even though "Check Unconnected Pins" is selected in DRC rules setup 0

    2460 views
    2 replies
    Latest over 1 year ago
    by RohitRohan
  • Suggested Answer

    3D step file not exporting properly 0

    6417 views
    3 replies
    Latest over 1 year ago
    by JITHINDEV
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information