• Discussion

  how to add padstacks to a package design? Locked

  16783 views
  4 replies
  Latest over 16 years ago
  by Rik Lee
• Discussion

  Net list error Locked

  14873 views
  4 replies
  Latest over 16 years ago
  by oldmouldy
• Discussion

  display packet information 'defaultPacket' not found Locked

  12655 views
  1 reply
  Latest over 16 years ago
  by dmay
• Discussion

  RC doesn't use up all available memory and crashes Locked

  1086 views
  2 replies
  Latest over 16 years ago
  by naderi
• Discussion

  how to export gds file using skill Locked

  15202 views
  1 reply
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  Adding Pin numbers to Resisitor and Caps Locked

  12834 views
  1 reply
  Latest over 16 years ago
  by oldmouldy
• Discussion

  sp simulation with old dc operating point Locked

  14776 views
  2 replies
  Latest over 16 years ago
  by Frank Wiedmann
• Discussion

  Issue with subckt view Locked

  15018 views
  3 replies
  Latest over 16 years ago
  by Jon CY
• Discussion

  Extremely slow OrCAD 16.0 Locked

  17207 views
  2 replies
  Latest over 16 years ago
  by trieste
• Discussion

  Can the drill legend board markers be turned off on the Drill Legend layer? Locked

  13102 views
  1 reply
  Latest over 16 years ago
  by redwire
• Discussion

  How to get width of a polygon? Locked

  14985 views
  2 replies
  Latest over 16 years ago
  by ToMWUT
• Discussion

  RC TNS optimization is not enough Locked

  14055 views
  1 reply
  Latest over 16 years ago
  by archive
• Discussion

  VHDL Verilog Co-simulation in NCVerilog Locked

  13932 views
  0 replies
  Started over 16 years ago
  by archive
• Discussion

  how to get top_cell instances cellName i.e including depth Locked

  13806 views
  1 reply
  Latest over 16 years ago
  by Andrew Beckett
• Discussion

  Orcad Layout 15.7 -SST -file missing in post processing output Locked

  3707 views
  6 replies
  Latest over 16 years ago
  by netmo