• Answered

  Allegro 16.6 Setup files +1

  1346 views
  1 reply
  Latest 4 months ago
  by vidhyaparameswari
• Discussion

  White phase noise in VCO decays with frequency – not flat as expected Locked

  1903 views
  1 reply
  Latest 4 months ago
  by Andrew Beckett
• Discussion

  Same net shape to via spacing when a via edge touches the shape: how to set the shape to void the via edge?

  12519 views
  10 replies
  Latest 4 months ago
  by avant
• Answered

  Changing gap for routed diff pairs 0

  4307 views
  8 replies
  Latest 4 months ago
  by avant
• Discussion

  Any analogue or mixed signal Cadence FinFet layouts to share?

  1117 views
  0 replies
  Started 4 months ago
  by hesaliveJim
• Answered

  Pointwise Grid Solve Feature 0

  1693 views
  3 replies
  Latest 4 months ago
  by Claudio M Pita
• Discussion

  verilog Syntax errors not highlighted in text editor

  2396 views
  6 replies
  Latest 4 months ago
  by JavierC
• Discussion

  How to manage block-level and top-level SDC constraints? Locked

  2329 views
  0 replies
  Started 4 months ago
  by MichR
• Suggested Answer

  Junction Dots - Why are they unfilled in PDF? How to fix? 0

  868 views
  1 reply
  Latest 4 months ago
  by rg13
• Answered

  How to properly move a part between OLBs with TCL? 0

  4840 views
  11 replies
  Latest 4 months ago
  by andakConsultingLtd
• Not Answered

  Examples for VNCOR2 0

  1162 views
  1 reply
  Latest 4 months ago
  by CurtisAWR
• Discussion

  Loading *WARNING* Connection to MACHINE failed. Connection refused

  1574 views
  4 replies
  Latest 4 months ago
  by hesaliveJim
• Suggested Answer

  MANUFACTURING/SHAPE PROBLEMS circle meaning ? 0

  2032 views
  3 replies
  Latest 4 months ago
  by DavidJHutchins
• Discussion

  Any major difference between Cadence Advanced Node GPDK v1.0 and v1.1 release?

  1324 views
  1 reply
  Latest 4 months ago
  by hesaliveJim
• Not Answered

  Why does the command extracta -version return the result of extracta -versionLong? 0

  729 views
  4 replies
  Latest 4 months ago
  by ANSYS