• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Total Etch Length Matching

    8649 views
    2 replies
    Latest over 3 years ago
    by jc teyssier
  • Discussion

    Assembler: Can't use VAR() in output expression when EvalType is sweeps, all i.e. not point Locked

    1852 views
    2 replies
    Latest over 3 years ago
    by ayayla
  • Suggested Answer

    Differential Pair Accordion Delay Tuning Gap 0

    10581 views
    3 replies
    Latest over 3 years ago
    by DavidJHutchins
  • Discussion

    Sigrity – Tip of the week: How to use vendor provided capacitor models from a spreadsheet in Sigrity tools

    7763 views
    0 replies
    Started over 3 years ago
    by SimTech
  • Discussion

    Display two area of a tran sim simultaneously? Locked

    8967 views
    4 replies
    Latest over 3 years ago
    by kenc184
  • Discussion

    isolate sub parts when getting shapes in a layout Locked

    8515 views
    2 replies
    Latest over 3 years ago
    by MorrisDH
  • Discussion

    Can I hide the gray rows in output results table? Locked

    9739 views
    3 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    How to plot temperature vs time in Viva? Locked

    10649 views
    4 replies
    Latest over 3 years ago
    by StephanWeber
  • Discussion

    Genus Synthesis 15.2 vs 20.1 Locked

    10585 views
    2 replies
    Latest over 3 years ago
    by Azr
  • Discussion

    Cadence Viva - customizing traceLegend font size Locked

    3649 views
    2 replies
    Latest over 3 years ago
    by firebolt
  • Discussion

    Last Time Value of a Tran-Simulation as Final Value in integ-Function in VIVA-Calculator Locked

    10562 views
    6 replies
    Latest over 3 years ago
    by iq79
  • Discussion

    Importing psf file from a old mastero run to an existing mastero for the same testbench schematic Locked

    9484 views
    5 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    how to input hex to a 32bit bus pin Locked

    8887 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Member object is 'nil' after using dbCreateInst in SKILL script, works fine in CIW Locked

    1962 views
    2 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    setting temperature by veriloga via cds_set_temperature and make it work for stb analysis Locked

    12080 views
    4 replies
    Latest over 3 years ago
    by drdanmc
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information