• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    CIP in Orcad 17.4 Locked

    18025 views
    2 replies
    Latest over 6 years ago
    by digital1
  • Discussion

    Re : I2C Routing SCL,SDA as 100ohm differential pair Locked

    14197 views
    3 replies
    Latest over 6 years ago
    by kannan sai
  • Discussion

    AMS simulation error after removing a verilogA cell from the testbench Locked

    14793 views
    3 replies
    Latest over 6 years ago
    by RFStuff
  • Discussion

    Verilog $random seems to be not random Locked

    19255 views
    2 replies
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Unable to descend into any of the views defined in the view list, 'auCdl schematic' Locked

    5471 views
    1 reply
    Latest over 6 years ago
    by Andrew Beckett
  • Discussion

    Dots instead of solid lines when plotting corners Locked

    15623 views
    1 reply
    Latest over 6 years ago
    by FormerMember
  • Discussion

    Regarding deleting X-Net property added for a signal in PCB board file Locked

    7445 views
    1 reply
    Latest over 6 years ago
    by steve
  • Discussion

    Placing and routing identical circuits in PCB Locked

    17640 views
    7 replies
    Latest over 6 years ago
    by Santosh Vema
  • Discussion

    Unreasonable numbers and contributors seen in ADE-L Spectre noise summary Locked

    15249 views
    2 replies
    Latest over 6 years ago
    by mmVivek
  • Discussion

    Help for Regular Expression, thanks in advance!

    14309 views
    2 replies
    Latest over 6 years ago
    by Jason Hsu
  • Discussion

    Parse rodCreatePath-type subpath lists (or any list like (?width 5 ?layer "M1")) Locked

    1216 views
    2 replies
    Latest over 6 years ago
    by patschouly
  • Discussion

    Post-Layout Simulation without front-end files of I/O cells Locked

    445 views
    0 replies
    Started over 6 years ago
    by JavadBa
  • Discussion

    Capture not able to generate pcb editor netlist files Locked

    21080 views
    10 replies
    Latest over 6 years ago
    by barbr555
  • Discussion

    Donut pad and shapes transparency Locked

    13928 views
    1 reply
    Latest over 6 years ago
    by oldmouldy
  • Discussion

    wreal to check the current bias connection. Locked

    14708 views
    0 replies
    Started over 6 years ago
    by jason1127
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information