• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Answered

    How to add alternative schematic symbols in the CIS database +1

    1784 views
    3 replies
    Latest 10 months ago
    by edahub
  • Discussion

    Using ChipWare (CW) Components in Quartus FPGA Builds? Locked

    3166 views
    0 replies
    Started 10 months ago
    by SL202501311657
  • Discussion

    spiceIn using tsg files for symbol creation Locked

    2551 views
    1 reply
    Latest 10 months ago
    by Andrew Beckett
  • Discussion

    "Impact of Using Polygon Function Instead of Rectangle Function in Cadence PCELL" Locked

    1157 views
    4 replies
    Latest 10 months ago
    by Andrew Beckett
  • Discussion

    how to merge a list of pins back into bus<0:7> data<8:15> Locked

    837 views
    2 replies
    Latest 10 months ago
    by Andrew Beckett
  • Not Answered

    The Host ID/Reference key you entered was not found in our system. 0

    996 views
    0 replies
    Started 10 months ago
    by ForrestGump
  • Discussion

    Thermal Warpage Simulation in Celsius

    1236 views
    0 replies
    Started 10 months ago
    by SimTech
  • Suggested Answer

    Disable automatic screenshot Orcad Capture 0

    2529 views
    6 replies
    Latest 10 months ago
    by edahub
  • Discussion

    automatic Router using to route shortest path between two pin (IN virtuoso studio IC23.1) it is using in layout XL Locked

    5013 views
    11 replies
    Latest 10 months ago
    by RobMan
  • Suggested Answer

    Axlmeterupdate issue with macro 0

    2240 views
    4 replies
    Latest 10 months ago
    by ABIKRISHNA
  • Suggested Answer

    shape parameter +1

    7051 views
    7 replies
    Latest 10 months ago
    by Elecguy
  • Discussion

    Export Manufacturing Files

    14334 views
    3 replies
    Latest 10 months ago
    by eDave
  • Discussion

    How to Extract Real and Imaginary Parts of S11 from Port 1 in AWR?

    1898 views
    3 replies
    Latest 10 months ago
    by Sabrina A
  • Discussion

    Unable to remove text labels after flattening layout pcell Locked

    3474 views
    5 replies
    Latest 10 months ago
    by Ma100B
  • Suggested Answer

    fillet question +1

    3334 views
    4 replies
    Latest 10 months ago
    by AsbjornEdvalds
<>

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information