• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Blogs
  2. Community Forums
  3. Cadence Community
Cadence Community
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  • Site
  • Search
  • User
Find Other Members ►
Subscriptions
Get email delivery of the Cadence blog (individual posts).
  • Twitter
  • Facebook
  • LinkedIn
  • Google+

Community


Blogs
Forums
Resources

Latest Forum Posts

Visit the User Forums »

Latest Blog Posts

  • Verification: How To Create L3 Cache Command Overflow Stress Test in Less Than 2 Days

    Steve Brown
    Steve Brown
    One category of difficult SoC tests to create are stress tests, to validate the limits of SoC functionality and its behavior in this scenario. It’s usually not overloading a data input port that is challenging; something that can be accomplishe...
    • 5 Sep 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - Benchmarking Deep Learning Platforms

    References4U
    References4U

    In this week's Whiteboard Wednesdays episode, Mengjun Leng investigates different deep learning platforms, such as Caffe, TensorFlow, MatConvNet, running on GPUs. We will talk about why and how we compare different platforms for their training and inference speed. In the next episode, we will share with your our preliminary evaluation results.

    https://youtu.be/cFmmzjjgEQU

    • 5 Sep 2017
  • Breakfast Bytes: Naveed Sherwani Takes the Reins at SiFive

    Paul McLellan
    Paul McLellan

     breakfast bytes logoAlgorithms for VLSI Physical Design AutomationA couple of weeks ago, I talked to Naveed Sherwani, the new CEO of SiFive. For more background on them, see my post SiFive: a RISC-V Fabless Semiconductor Company.

    Background

    Naveed did his PhD in the mid-80s on EDA in general and routing in particular...

    • 5 Sep 2017
  • Analog/Custom Design: Virtuoso Video Diary: What Are Parametric Sets?

    Ashu V
    Ashu V
    Over the past few IC6.1.7 and ICADV12.3 ISR releases, a lot of new and useful features have been added to Virtuoso ADE Explorer and Virtuoso ADE Assembler. An interesting one that recently caught my attention amidst this forever-increasing feature list is – Parametric Sets in Design Variables. This feature could be a savior if you’re working on a gigantic list of design variables or parameters with sweeps, but don…
    • 4 Sep 2017
  • Breakfast Bytes: Four Early Computers, 3 and 4

    Paul McLellan
    Paul McLellan
    This is a continuation of Four Early Computers: 1 and 2. The story opens as our intrepid writer...that would be me...is still in the middle of his final year as an undergraduate studying computer science. Data General Nova Another computer we us...
    • 1 Sep 2017
  • Breakfast Bytes: Meeker on Internet Trends in India

    Paul McLellan
    Paul McLellan

     breakfast bytes logoEvery year, at the start of summer, Mary Meeker of Kleiner Perkins produces a detailed report on internet trends. There is a lot of detail. And when I say "a lot" I mean that this year's report is 355 slides long. I covered most topics in...

    • 31 Aug 2017
  • Breakfast Bytes: Meeker on Internet Trends in China

    Paul McLellan
    Paul McLellan

     breakfast bytes logoEvery year, at the start of summer, Mary Meeker of Kleiner Perkins produces a detailed report on internet trends. There is a lot of detail. And when I say "a lot" I mean that this year's report is 355 slides long. I covered most topics in...

    • 30 Aug 2017
  • Whiteboard Wednesdays: Whiteboard Wednesdays - ASR and the Breakthrough in the Deployment of Mass Market Devices

    References4U
    References4U

    In this week’s Whiteboard Wednesdays video, Samer Hijazi, Senior Design Architect, does a deep dive into Automatic Speech Recognition (ASR) and the deep learning techniques that are driving this technology to the edge.

    https://youtu.be/LkSuqJBUC6g

    • 29 Aug 2017
  • System, PCB, & Package Design : Back in the Black with a Team-Based AC/DC Power Integrity Design and Analysis Methodology

    Sigrity
    Sigrity
    We hear from a lot of customers. Whether it’s asking for help using our IR drop analysis or AC analysis technology, how to improve PCB design processes, or optimizing decoupling capacitor usage, we hear a variety of issues that are driving ou...
    • 29 Aug 2017
  • The India Circuit: CDNLive India 2017 Is Around the Corner!

    Madhavi Rao
    Madhavi Rao

    It’s almost time for CDNLive India! For those of you who don’t know, CDNLive is Cadence’s annual user conference that is held in nine cities around the world. In India it is always held in Bangalore, India’s tech hub. CDNLive brings together Cadence technology...

    • 29 Aug 2017
  • Breakfast Bytes: Mary Meeker on Internet Trends

    Paul McLellan
    Paul McLellan

     breakfast bytes logoEvery year, at the start of summer, Mary Meeker of Kleiner Perkins produces a detailed report on internet trends. She looks at different areas, such as advertising or gaming, and different geographies, such as India or China. There is a lot of detail...

    • 29 Aug 2017
  • Breakfast Bytes: The 500th Breakfast Bytes Post

    Paul McLellan
    Paul McLellan

     breakfast bytes logo500th postThis is the 500th post I've written for Breakfast Bytes since I re-joined Cadence in October 2015. Apart from during Cadence shutdowns, Breakfast Bytes has appeared every weekday ("fresh every morning"). Since a post averages about 1000 words, it sounds...

    • 28 Aug 2017
  • Breakfast Bytes: Four Early Computers: 1 and 2

    Paul McLellan
    Paul McLellan

     breakfast bytes logoRecently I was at the Computer History Museum (CHM) in Mountain View. For more about the museum, see Computer History Museum History. There are so many historical computers that it is impossible to summarize. Instead, I decided to take a personal approach...

    • 25 Aug 2017
  • Breakfast Bytes: What's For Breakfast? Video Preview August 28th to September 1st 2017

    Paul McLellan
    Paul McLellan

    https://youtu.be/owSAPwuzYnA

     breakfast bytes logo

    Coming from Saint Francis Yacht Club (camera Gary Bengier)

    Monday: The 500th Breakfast Bytes Post

    Tuesday: Mary Meeker on Internet Trends

    Wednesday: Meeker on Internet Trends in China

    Thursday: Meeker on Internet Trends...

    • 24 Aug 2017
  • Breakfast Bytes: Dare to be Different

    Paul McLellan
    Paul McLellan

     breakfast bytes logo

    Differentation

    smartphones handsAlmost everything has to be differentiated from alternatives in some way. There are some things that are not, and we have a special word for that, "commodity." For some reason, the archetype of this is a trainload of pork bellies, because...

    • 24 Aug 2017
  • Learning and Support: Leveraging Search Preference to Get Best out of support.cadence.com

    Sachin Nagpal
    Sachin Nagpal

    Cadence provides products across the EDA spectrum, from Silicon Package Board to Digital IC. Each of these areas, called platforms in Cadence parlance, have multiple tools that help achieve specific parts of the design flow. Consequently, each platform...

    • 24 Aug 2017
  • Verification: Put On Your Perspectacles: How Perspec Can Speed Up Your Testbench

    XTeam
    XTeam

    It’s no secret that the bulk of time running simulations is spent on the testbench side. You can throw as many cores as you want at the DUT when you’re running RTL tests, but let's face it, it’s the testbench itself that’s bottlenecking you. Let’s say it takes thirty minutes to run the testbench side, and thirty minutes to run the tests themselves. You can use multi-core parallelism to massively shrink the DUT time, but…

    • 23 Aug 2017
  • Breakfast Bytes: Integrated Virtual Dummy Metal Fill

    Paul McLellan
    Paul McLellan

     breakfast bytes logoSome things in semiconductor manufacturing sound made up when you first hear about them. Through silicon vias? You're joking, right? Chemical-mechanical polishing/planarization (CMP)? You mean after all that super thousand-times-cleaner-than-an-operating...

    • 23 Aug 2017
  • SoC and IP: What’s New With Cadence PCI Express IP? Almost Everything!

    Sachin Dhingra
    Sachin Dhingra

    PCI-SIG Developer’s Conference 2017 was held in Santa Clara, California in June this year where several hundred customers from more than a hundred unique companies visited the conference. The next-generation PCI Express (PCIe) 5.0 specification was announced with plans for ratification in 2019. The announcement had a supporting quote by Cadence confirming our long-term commitment to developing products for PCIe…

    • 22 Aug 2017
  • The India Circuit: Driverless Trucks and Trains: Dream or Possibility?

    Madhavi Rao
    Madhavi Rao

    In October 2016, an 18-wheeler truck traveled 120 miles in the US and delivered 50,000 cans of beer. Nothing remarkable in that, except that the truck drove itself while a driver on board relaxed. Such tests are happening in Europe as well. Keeping in...

    • 22 Aug 2017
  • SoC and IP: It's a Visual World

    FormerMember
    FormerMember

    Here’s an experiment to try: in a quiet (but crowded) Auditorium, drop a stack of plates. broken dishes

    Hypothesis: At the first splinters of the crash, all eyes will jerk to the source of the sound.

    You probably won’t get many people listening harder to find out what happened. Yes, our hearing can give us a lot of information, too—it can indicate direction, distance, magnitude, and even give some ideas about what happened…

    • 22 Aug 2017
  • Academic Network: BarCamp Concept in the Scope of Microelectonics

    Zaidan
    Zaidan
    Historical Background

    The idea of BarCamp was established the first time by the Internet pioneer Tim O’Reilly in 2003 at his farm in San Francisco Bay. The invited people were developers, journalists, programmers, start-up-entrepreneur and thinkers...

    • 22 Aug 2017
  • Breakfast Bytes: SEMICON China Panel: Faster Than You Think

    Paul McLellan
    Paul McLellan

     breakfast bytes logoThe afternoon of the first day of SEMICON West was taken up by a series of presentations and a panel session called the China Innovation and Investment Forum. The participants were:

    • Lung Chu, SEMI China (moderator)
    • Hing Wong of Walden Internation...
    • 22 Aug 2017
  • Verification: Do You Have The Tools You Need To Verify Your ARM Multi-core, Coherent SoC?

    Steve Brown
    Steve Brown
    Multi-core, coherent SoCs are very complex and verifying their behavior requires a system level perspective that is not easily acquired. As more devices incorporate the coherent multi-core architecture out of competitive necessity, organizations are ...
    • 21 Aug 2017
  • Breakfast Bytes: Linley Group Looks at the IoT Market

    Paul McLellan
    Paul McLellan

     breakfast bytes logolinley iot hardware conferenceRecently the Linley Group held their IoT Hardware Conference. Mike Demler kicked off with an overview of the IoT market, and on the second day Linley Gwenapp presented a deeper dive into IoT chips (leaving out processors available as IP blocks). Cadence...

    • 21 Aug 2017
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information