• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List
  • Discussion

    Adding text note to the layout Locked

    19622 views
    2 replies
    Latest over 3 years ago
    by delgsy
  • Discussion

    unwanted unknown layer in the layout Locked

    12315 views
    5 replies
    Latest over 3 years ago
    by delgsy
  • Discussion

    Is it possible to modify the datasheet template (xml file)? Locked

    9592 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Changing trace name in PSpice Probe Window

    8675 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    Accurate sampling (or scheduling an accurante time event) in SPECTRE Locked

    12753 views
    5 replies
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Issue in Transition Filter transient slope settings in Verilog-A model Locked

    11072 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Generating HSpice Netlist from Schematic in Virtuoso Locked

    10807 views
    0 replies
    Started over 3 years ago
    by Sanjana8
  • Suggested Answer

    PCB SKILL Find text body center 0

    6723 views
    2 replies
    Latest over 3 years ago
    by mstaub
  • Discussion

    How can I create multirow subrectangle part of Multipart path? Locked

    10502 views
    2 replies
    Latest over 3 years ago
    by delgsy
  • Answered

    Text Now Rotates with Part 0

    9121 views
    2 replies
    Latest over 3 years ago
    by jgregoire
  • Discussion

    Component Information System in OrCAD Capture: CIS-1

    9477 views
    0 replies
    Started over 3 years ago
    by DesignTech
  • Discussion

    How to make the global separately in hierarchy block (implementation)

    8407 views
    2 replies
    Latest over 3 years ago
    by nhkim
  • Discussion

    techSetTechLibName equivalent to Attached a tech lib ? Locked

    11450 views
    1 reply
    Latest over 3 years ago
    by Andrew Beckett
  • Discussion

    Allegro - Tip of the week: Wondering how to see the constraints between any two objects?

    1805 views
    0 replies
    Started over 3 years ago
    by PCBTech
  • Discussion

    Buried/blind vias stack up for 14 layer SoC design

    2003 views
    2 replies
    Latest over 3 years ago
    by excellon1
<>

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information