• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      avant
      avant 50 Points
    • 1
      OleKri
      OleKri 50 Points
    • 1
      HP20260601263
      HP20260601263 50 Points
    • 4
      RM202605273230
      RM202605273230 25 Points
    • 5
      JV202605125312
      JV202605125312 20 Points
  • Leaderboard

    • 1
      steve
      steve 17,859 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Upgrade a layout design having modified a component's footprint

    Category: PCB Design

    By Alessandrob

    •

    updated over 11 years ago by Alessandrob

    2 replies • 1166 views
  • Discussion

    SKILL script for Find and Replace of instances.

    Category: Custom IC Design

    By RFStuff

    •

    updated over 11 years ago by RFStuff

    1 replies • 16849 views
  • Discussion

    Shape filled and unfilled

    Category: PCB Design

    By Alessandrob

    •

    updated over 11 years ago by Alessandrob

    2 replies • 23104 views
  • Discussion

    ncsim: *E,IMPDLL: Unable to load the implicit shared object

    Category: Functional Verification

    By sidharth1990

    •

    updated over 11 years ago by sidharth1990

    2 replies • 3518 views
  • Discussion

    For place bound top and bottom of components solid fill ?

    Category: PCB Design

    By Dhamodharann

    •

    updated over 11 years ago by Dhamodharann

    6 replies • 18886 views
  • Discussion

    paste size vs pad size

    Category: PCB Design

    By docb

    •

    updated over 11 years ago by ScottCad

    4 replies • 19205 views
  • Discussion

    How to instantiate models in verilog-A

    Category: Mixed-Signal Design

    By rajrevanth61

    •

    started over 11 years ago

    0 replies • 14421 views
  • Discussion

    Can't place via next to pin

    Category: PCB Design

    By Hossein1357

    •

    updated over 11 years ago by Hossein1357

    5 replies • 2203 views
  • Discussion

    Slotted Through Hole for mounting appears filled instead of drilled

    Category: PCB Design

    By Mulepunch

    •

    updated over 11 years ago by Mulepunch

    3 replies • 15365 views
  • Discussion

    One hot assertion in RTL

    Category: Functional Verification

    By abhishektheone

    •

    started over 11 years ago

    0 replies • 14804 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information