• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

×

Welcome to the Community Recognition Program!

The Community Recognition Program is a way for Cadence to recognize community participation. By sharing your real-world expertise and broadening your knowledge, you will earn points and increase your reputation.

We encourage you to give answers as well as seek answers. You’ll both expand your skill set and help others expand theirs, and that expansion will be visible and valuable to the entire community.

So, join in. Start a conversation. Ask a question. Be the reason that a question gets solved. And last but not least, don’t forget to have fun!

learn More

Cadence Community Forums

Connect with Cadence experts and users around the globe to share ideas and best practices

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Take the Website Tour - Watch Now

CDNS Forum Categories

Browse Cadence Community Forums

Show All

OnCloud Platform

AWR Design Environment

Custom IC Design

Custom IC SKILL

PCB Design & IC Packaging (Allegro X)

System Analysis

OrCAD X

Computational Fluid Dynamics

Functional Verification

Digital Implementation

Mixed-Signal Design

Logic Design

Verification IP

RF Design

High-Level Synthesis

Implementation

PCell Designer

Functional Verification Shared Code

Hardware/Software Co-Development, Verification and Integration

RAVEL DRC Programming for IC Packaging and PCB

Community Super User Program

Want to know more? Check out this section!

Participate Now
CDNS Feature Content

Quick Links

OrCAD X—Freedom to design boldly

Unlock the Future with OrCAD X: PCB Design Simplified

Announcements

News, FAQs, and related info about how to best use the community.

Application Support and Knowledge Portal

Cadence Online Support puts the help you need within easy reach – around the clock, seven days a week

Training

Cadence helps you get the most out of your investment in our technologies through a wide range of education offerings.

Why Join?

  • Ask questions and get answers from Cadence experts
  • Share your expertise and learn from other Cadence users' experiences
  • Participate in technology- and solution-focused discussions
  • Leaderboard

    • 1
      AC202503109020
      AC202503109020 70 Points
    • 2
      avant
      avant 55 Points
    • 2
      KS202606109251
      KS202606109251 55 Points
    • 4
      HP20260601263
      HP20260601263 50 Points
    • 5
      FK202606088435
      FK202606088435 42 Points
  • Leaderboard

    • 1
      steve
      steve 17,869 Points
    • 2
      oldmouldy
      oldmouldy 13,830 Points
    • 3
      eDave
      eDave 10,381 Points
    • 4
      ShawnLogan
      ShawnLogan 9,725 Points
    • 5
      skillUser
      skillUser 7,518 Points
CDNS - feedback

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

Latest Posts

  • Discussion

    Voltage storm libgen

    Category: Digital Implementation

    By Moongon

    •

    updated over 12 years ago by Kari

    5 replies • 17043 views
  • Discussion

    Allegro - OrCAD: Change Implementation Path

    Category: PCB Design

    By anoynomous

    •

    started over 12 years ago

    0 replies • 4318 views
  • Discussion

    Decrease cutouts PCB

    Category: PCB Design

    By Ivee1

    •

    updated over 12 years ago by steve

    1 replies • 4944 views
  • Discussion

    [ALLEGRO] Constraint regions under BGA

    Category: PCB Design

    By KSielewicz

    •

    updated over 12 years ago by steve

    3 replies • 15677 views
  • Discussion

    UVM Sequence

    Category: Functional Verification

    By DesignVerif

    •

    updated over 12 years ago by DesignVerif

    4 replies • 16383 views
  • Discussion

    Some confusion about "setAnalysisMode" command

    Category: Digital Implementation

    By BackerShu

    •

    started over 12 years ago

    0 replies • 1845 views
  • Discussion

    Strange questions when generationg Artwork using Allegro 16.6

    Category: PCB Design

    By momo1982

    •

    updated over 12 years ago by momo1982

    5 replies • 16600 views
  • Discussion

    Problem with rectifier, field voltage won't go below zero

    Category: PCB Design

    By Jonsern91

    •

    updated over 12 years ago by oldmouldy

    1 replies • 878 views
  • Discussion

    DRC error in pcb editor

    Category: PCB Design

    By zizi110

    •

    updated over 12 years ago by chads108

    5 replies • 19990 views
  • Discussion

    Tempus locks up

    Category: Digital Implementation

    By gundiCOS

    •

    started over 12 years ago

    0 replies • 14060 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information